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Introduction
This thesis deals with the aged and traditionally prickly subject of Analog Design automation. As many
other works, it is an attempt to capture and bridle into sets of equations and mathematical formalism
that field of electronic design that, more than any other, has allowed whoever is part of it to define
himself as ”a lonely cowboy”.
Despite many people think attempts in this sense are either intellectual crimes, or efforts with less
probability of success than the fight of Lacoonte against the sea-snakes, this work was carried on with
care, and interesting, although certainly non-definitive results were found. I hope readers will then tem-
porarily forget their romantic idea of the figure of Analog Designer, and listen to the way this hopeless
battle was fought.
1.1 A bit of Background
In recent years, the continuous scaling of digital CMOS technology has allowed an increasingly high
number of functionalities to be implemented on a single chip; the increase in silicon potential has by
far outpaced the corresponding evolution both of the designers capability to handle such an increased
complexity and of the developed design aids; as a result, an increasingly wide ”productivity gap” has
appeared in the electronic industry. This is especially true for analog design, and most for what concerns
system level design. Structured design patterns, which are the keystone to develop design automation,
are all but established in the analog arena, so that even for a simple task such as sizing a two stage
op-amp, unnumbered different choices and approximations may drive the design process toward differ-
ent solutions. The approaches followed may be roughly summarized in equations-driven approaches,
and simulation-driven approaches. The former approach is well represented by the works by M.Del
MarHershenson([13] [14]), based on convex optimization theory, where a particular formulation of a 1µ,
two stage op-amp circuit equations is introduced, that allows using efficient inner point algorithms to
find the global optimum for any set of specifications. Although extremely interesting and powerful, this
approach, as well as all of the known equation-based design automation patterns, has a critical point to
cope with: the accuracy of the chosen device model, which is further constrained to generate equations
posynomially representable. Developing models of this kind may be extremely time consuming, espe-
cially for deep submicron technologies and when small signal block nonlinear performance is a concern.
On the other hand, simulation based approaches use the power of state of art transistor compact models
to measure circuit performances. As a drawback, the optimization has to be performed on a generally
nonconvex domain by means of expensive stochastic global algorithms(simulated annealing), so that the
computational time increases exponentially with the number of considered degrees of freedom. Although
1
CHAPTER 1. INTRODUCTION 2
Figure 1.1: Analog Platform based design flow
useful to rapidly achieve high performance synthesis of small circuits, these methods fail both in treating
large designs and in solving the theoretical problem of determining whether a given topology can or
cannot satisfy a given set of specifications.
The above described scenario also has a detrimental influence on an higher level task such as architecture
selection of a radio-receiver. The impossibility to claim rigorously claim feasible a set of system level
performances for a given topology makes propagations of constraints to the different building blocks of
any architecture based on previous design experience rather than on quantitative arguments. Experi-
enced technical staff is therefore required in order to avoid system-circuit level design iterations that
may increase the product time to market.
Even from the brief discussion above, it clearly appears that the key point in analog electronic system
design is establishing a solid link between the architectural and the circuital level of abstraction, allowing
high level design space exploration to be performed while enforcing blocks feasibility by construction.
The platform paradigm is an attempt in this direction.
We may think an Analog Platform as an interface component between the system design world and
the circuit design world. The system side of the analog platform is made up of a set of behavioral
models. The circuit size is made up of class of ciruit instances described through an Analog Constraint
Graph(ACG; see below).Simulation is used to relate this two sides, i.e. to extract from circuit instances
satisfying the ACG, the parameters quantitatively describing the behavioral models(we’ll call te set of
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these parameters output space or O-space). Encapsulating a circuit in an analog platform means using
the platform infrastructure to avoid giving unsatisfiable performance specifications to such a circuit, in
that any attempt to specify circuit performances is now filtered by the platfrom, as clarified by figure
(1.1). Once provided of sets of suitable behavioral models, both the above described equation based and
the simulation based design automation approaches may be fit into this description. For a simulation-
driven design automation engine, behavioral models are related to circuit sizings through equations.
This comes at the expense of generality and accuracy.For simulation driven sutomation engines, map-
ping of sizings into higher-level performances happens through direct simulation. The main drawback ,
besides the scarce intellectual satisfaction deriving from nonglobality of the solution, is the exponential
rise in computational time with increasing circuit dimension as, basing on the assumption of inaccuracy
of equation-based approaches, only bounding boxes(i.e. X ∈ [a, b]) constraints are imposed on design
variables.
As mentioned above, for the platform approach, circuit performances are still measured through sim-
ulation; on the other hand, circuit sizings may only be such that a set equations referred to in the
following as Analog Constraint Graph(ACG) is satisfied. The set of equations ”shapes” input space,
consistently reducing its size. Another innovation of the platform paradigm comes from output space
interpolation. The general idea is to feed a neural network(in [56] a statistical classifier) with the mea-
sured performances and to stop the sampling process when the machine learning process ends. This
allows a further decrease in the number of simulations required to explore the performance space. Now ,
we summarily describe platform based design flow, which is graphically summarized in (1.1). Supposing
to be designing a system such as an ADC or an integrated radio exploiting analog platforms, system
level exploration and optimization may be performed using platform specific behavioral models. Thanks
to the use of platform paradigm , these specifications are reachable BY CONSTRUCTION. At this
point, the inverse of the performance evaluation function is used to derive optimal sizing of the building
blocks themselves.
To transform the preceding discussion into an operating methodology, care must be put in two points:
1. Definition of blocks output space and behavioral models
2. Definition of the Analog Constraint Graph of each block, and of the necessary device model
1.2 UMTS receivers and goal of the work
The Universal Mobile standard for Telecommunication(UMTS) has been recently introduced into the
consumer electronics market as an enabling technology for high data rate cellular communication. It
is a Frequency-Duplex, code division multiple access(CDMA) based, direct sequence spread spectrum
standard with operating frequencies in the 2GHz range. The details about chosen modulation format,
despreading gain, and data frame structure are reported in [11] and won’t be reproduced here. For the
purpose of this work, operating bandwidths, signal multiplexing schemes and intermodulation tests are
a sufficient background. The UMTS uplink bandwidth(Base station receives, mobile unit transmits) lies
between 1.92 and 1.98GHz, while the downlink is collocated between 2.11 and 2.17GHz. Signals are
partitioned in twelve nearby slots in the assigned 60MHz bandwidth, and further code-division multi-
plexed. Of this 5MHz overall channel bandwidths, only 3.84MHz have informative content, the rest
being guard-band. Being UMTS a frequency duplex standard, receiver linearity is critical, as all incoming
signals are superimposed to a transmitter leakage spaced only a few tens of megahertz from the signals
itself, and probably much larger in amplitude. If a direct conversion architecture as that reported in [2]
is chosen, linearity considerations must be applied to both second and third order distortion[54]. Role
of high linearity design is further underscored if active mixers are chosen, which, introducing a flicker
noise component that degrades the receiver noise figure, reducing system distortion budget. Research
efforts have therefore been carried out in the past to understand correct ways to model intermodulation
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distortion in RF building blocks([51], [50]), and to account for this distortion at a system level([55],
[11], [2]), to enable aware architectural choices.When linearity constraints are conjuncted with noise
constraints, radio receiver design space becomes extremely narrow (and in a real design one should
account for I/Q imbalance, which was not made in this work).System level tradeoffs must be therefore
accurate, and understanding the way the parameters describing blocks are related(e.g. relation between
gain and linearity simultaneously achievable by a given block at a given current consumption) is a must.
This work started from an exhisting design of direct conversion UMTS receiver, developed at the Univer-
sity of Pavia and described in ([11],[50],[2]), with the aim to develop and test a design space exploration
tool for UMTS CMOS radio receivers, which, based on the platform paradigm described above, could
constitute a solid system level framework act to confirm or improve results presented in [2], [11] and [50]
and based more conventional approaches(i.e. design experience and simple behavioral models).
1.3 Roadmap
As the main critics that the design community usually addresses to works in the field of analog design
automation are dependence on technology or application, and lack of a scientific approach(i.e. there is no
quantitative way to ”measure performances” of a design methodology, so that there is no quantitative
way to ”design” a design methodology), I’ll apply the platform paradigm to the case study in such
a way to make it most immune to these critics. Designing an analog platform quantitatively means
understanding what properties must have the behavioral models used in the system optimization phase,
and what accuracy is required by the modeled system for the various model components(linear and
nonlinear responses, gain). We’ll perform this analysis in the next chapter. Dependence on technology
and application is imbued in the Analog Constraint Graph and in the behavioral model. An analog
constraint graph based on rough device models, and conceived with in mind one precise application,
will unavoidably be inaccurate when a different technology or a different application is modeled. The
same holds for behavioral models as well. As a result, a considerable amount of time will be spent in
studying accurate device models for use in the ACG, and in solving specific problems introduced by
the use of so accurate models in the context of a platform paradigm. Also, a careful analysis of the
sources of nonidealities(noise and distortion) in the modeled amplifiers will be performed to understand
the accuracy of the proposed behavioral model. Particular emphasis will be on understanding third
order nonlinearity arising at the LNA-Mixer interface port, a subject that, to the author’s knowledge,
has never been treated in depth in RF design literature. This is the subject of chapter 3 and 4. Pieces
are put together in chapter 5. Here, a behavioral model is proposed for the low noise amplifier that
keeps into account linear and nonlinear effects arising from communication with the mixer. This model is
parametrized in terms of simultaneously selected LNA output space parameters. System optimization of
the receiver based on the proposed set of behavioral model is also performed and discussed. Conclusions
follow.
Chapter 2
System Level Modeling
2.1 Model Requirements
Real feasibility of system level design crucially depends on the chosen behavioral models. Models
should be accurate enough to allow realistic estimates of system-level non-idealities, and yet simple
enough to be practical for hand-exploration of system potentialities, or at least to achieve reasonable
computation time if fed to a numerical optimizer. The accuracy and simplicity requirements obviously
are contrasting, so that a tradeoff is unavoidable. This chapter deals with representations of mildly
nonlinear RadioFrequency circuits and systems. Complexity arising from nonlinearity is in this case
added to complexity deriving from the large differences in time constants which is typical of Radio
Frequency communication systems.
Two different representations(Volterra Series and Describing Functions) are discussed and compared.
A set of models based on Volterra series is proposed, and the complexity of this models is evaluated;
finally, sensitivity analysis is used to relate block model parameters accuracy to receiver signal to noise
plus interferer ratio accuracy predictions.
2.2 Input independent representations of nonlinear systems
Whereas linear systems excited with a purely sinusoidal input respond with a purely sinusoidal output of
different phase and frequency, nonlinear systems exhibit totally different behavior: spectral components
of the outputs always includes harmonics of the input tone; while subharmonics are sometimes encoun-
tered as well. Even if we only choose to deal with steady state response, initial conditions and input
waveform play a critical role in determining the spectral component of the output. To avoid this kind
of complications, we chose to model only asymptotically stable nonlinear systems which do not exhibit
subharmonic lock. The minimum requisite of our representation is that it has to be input independent,
i.e. the set of parameters appearing in the model equations must NOT depend on the input waveform.
Examples of this kind of models are both describing functions and Volterra series based models.
2.2.1 Describing Functions and Generalized describing Functions
Describing functions theory is well known in the field of nonlinear control systems theory [7], where
it has mainly been used for the stability analysis of nonlinear systems.They have also been used in
local oscillator design [6]. Consider now a stationary SISO nonlinear system excited with a sinusoid
of frequency f1 and amplitude A. If the system is asymptotically stable,steady-state response y(t) will
then be periodic with frequency fundamental frequency f2.We define nth order describing function of
5
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the system the quantity
Gn(f1, A) =
∫ 1
nf2
0 y(t)e
(j2nf2pit)
A
(2.1)
i.e. the ratio of the nth harmonic of the output spectrum to the amplitude of the input. If the system
under exam is linear, then this function does not depend on A and reduces to the frequency response
of the linear system. If on the other hand the system is a memoryless nonlinear system, frequency
dependence disappears. This description may be used without any extra workload to deal with systems
which exhibit subharmonic lock. If this does not happen anyway, f2 = f1 holds. To better understand
the nature of this description,suppose that the nonlinear system of interest is excited by a single tone
at frequency f2, and followed by a band-pass filter of central frequency kf2 and bandwidth B ≤ f2. If
this happens the system output will contain only the k-th harmonic, and a kth order describing function
will be an exact representation of the system whenever a single tone excitation is provided(This also
is a methodology to measure describing functions). The main problem with this kind of representation
however occurs when the system is excited with arbitrary inputs. Two tone input waveforms with tones
at frequency f11andf
2
1 ,and amplitudes A1andA2 will give an output with frequency f2 = GCD(f
2
1 , f
1
1 ).
We may define a generalized second order describing function to cope with these situations. In general,
m-tones input may be described by a n-th order generalized describing function, defined as
Gn(f1...fm;A1...AM ) =
∫ 1
nfo
0
y(t)e2jpifontdt (2.2)
fo = GCDfii = 1...m (2.3)
We remark here that
Gn(f1, 0, 0, ..., 0;A1, 0, ..., 0) = Gn(f1, A1)
so that the single tone describing functions may be derived from the multiple tone ones. It is also
apparent that the most general representation of this kind for a nonlinear system is a an application G*:
(R × C)∞ → (R × C)∞(i.e. an application form the space of non-periodic spectra to the space of non-
periodic spectra),so that machine memory needs unavoidably put a limit on the attainable frequency
resolution of any implementation of this method. Another major disadvantage of describing functions is
the scarce modularity of this approach. Consider a memoryless nonlinear system with f2 periodic output
and linear feedback network with frequency response β(f). Moreover, suppose β(f2) = −1, β(f), f 6=
f2 = 0 (ideal bandpass feedback), and suppose the system is characterized by G1 =
eA
A . Overall first
order describing function could be found simultaneously solving
in(t) = A− ein(t)
∫ 1/f2
0
y(t)dt = ein(t)
Which cannot be made analytically. These problems discourage the direct use of describing functions
when efficient behavioral models are needed; describing functions remain however a useful conceptual
tool to their exact nature.
2.2.2 Wiener-Volterra series
Wiener-Volterra series expansion of a nonlinear system may be derived in different ways, each highlight-
ing one particular feature of the model.In [12], a methodology for deriving the expressions of Volterra
kernels of a circuit containing nonlinear capacitors, resistors and current sources directly from nodal
equations is shown. In [58] on the other hand, the relation between state-space representation of a
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Figure 2.1: Intermodulation test
nonlinear system and its Volterra expansion is highlighted.Whatever derivation is followed, the output
of a Volterra represented nonlinear system may be written as:
y(t) = h1(t) • x(t) + h2(t1, t2) • (x(t1)x(t2)) + ...+ hN (t1...tN ) •ΠN1 x(ti) (2.4)
Here, dots represent convolution operations, and quantities hi are called generalized impulse response
functions, or Volterra Kernels, of order i. If Fourier transform of both members is taken, equation (2.5)
is obtained:
Y (f) = H1(f)X(f) +
∫ f1=+∞
f1=−∞
H2(f − f1, f1)X(f − f1)X(f1)df1 + ... (2.5)
Where quantities Hi are obtained as i-dimensional Fourier transforms of the i-th order Volterra Kernels.
Volterra expansion has been proven to achieve uniform convergence over compact sets([58]); while global
uniform convergence is only achieved for a particular class of systems , referred to in [21] as fading-
memory systems. Major problems of Volterra representation come from system identification. Despite
different nonlinear terms give spectrally superposed responses, a frequency domain approach based on
(2.5) is the most natural choice; however, it requires accurate choice of input frequencies([20]). Moreover,
the number of frequency points chosen for identification has a sensible impact on model accuracy [8]
and cannot be optimally determined a priori. A different approach could be that of building Volterra
models from circuit analysis and device models, as suggested in [12]. Although useful from a circuit
design perspective, this approach cannot be accurate from a quantitative standpoint due to the lack of
sufficiently accurate device models [35]. Volterra modeling anyway presents sensible advantages over
describing functions, principally in the fact that the a fixed set of kernels may be used for describing
the system under any kind of inputs; and in the greater modularity of the approach (See [12] for a
description of the ways of deriving a Volterra representation for a system obtained from the arbitrary
connection of Volterra described systems).
2.2.3 Relation between Volterra series and Describing function representa-
tion
In order to understand the connection between Volterra and describing function representation of a
nonlinear system, consider figure (2.1) The system S is excited with two sinusoidal tones of amplitudes
A1 and A2 and frequencies f1 and f2 such that f1 − f2 = f∗ = GCD(f1, f2).Therefore, f1 = kf∗,
f2 = (k + 1)f
∗ holds. If we choose to adopt a describing functions based representation, third order
intermodulation product evaluates to :
IMD1,DF3 = Gk+2(A1, A2, f1, f2)
IMD2,DF3 = Gk−1(A1, A2, f1, f2)
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. If a third order Volterra representation is assumed on the other hand, we have:
IMD1,V3 =
1
4
H3(f2, f2,−f1)A22A1
IMD2,V3 =
1
4
H3(f1, f1,−f−2)A21A2
If harmonic responses are now considered, we have
y(f1)
V = H1(f1)A1 +
3
4
H3(f1, f1,−f1)A31
y(f1)
DF = Gk(A1, 0, f1, f2)
We suppose now to be dealing with a memoryless nonlinear system, so that y(t)=g[x(t)] with g : R→ R.
If nonlinear system transformation g is assumed analytical and A1+A2 ≤ rg where rg is the convergence
radius of the Taylor series expansion of g, we may integrate per per series to arrive at
Gk+1(f1, f2, A1, A2) =
∫ 1
f∗
0
g(A1 cos (2pif1t) +A2 cos (2pif2t)) exp (2(k + 1)pif
∗t)dt =
∞∑
i=0
∫ 1
f∗
0
ai
i!
(A1 cos (2pif1t) +A2 cos (2pif2t))
i exp (2pi(k + 1)f∗t)dt (2.6)
When the polynomial operator is applied to the sum of sinusoids, all harmonics of the GCD of these
two sinusoids are generated. Due to the orthogonality property of sinusoidal functions, however, only
contributions at frequency (k + 1)f∗ = 2f2 − f1 give to describing function a non zero contribution.We
know one of these terms to be given by the cubic nonlinear term a3. Under the hypothesis made
of f1/f2 = k/(k − 1), it can be shown using elementary discrete mathematics [26] that other terms
contributing to output at (k + 1)f∗ occur for nonlinear coefficients 3 + n · (2k − 1) where n ∈ N . This
is a very interesting result. Suppose in fact a maximum nonlinearity order M is to be considered(i.e.
suppose to know that for values input signals occurring in practice, function g is well approximated by
the first M terms of its Taylor expansion): in this a different number of nonlinear terms will contribute
to nonlinear distortion depending on system input frequencies. Moreover we also see that if k is high
the intermodulation response of the system will be third-order nonlinearity dominated, independently of
the overall system nonlinearity. Repeating preceding calculations for the first order one input describing
functions G1 gives:
G1(A1) =
∞∑
i=0
A2i1
a2i+1
(2i+ 1)!
(2.7)
so that effectively all of the odd nonlinear polynomial coefficients contribute to gain compression or
expansion. We also see that whenever third order nonlinearity is assumed dominant, a tradeoff occurs
between identifying gain compression and intermodulation distortion characteristics of the system.
2.2.4 Linear Periodically Time-Varying Systems
Linear Periodically time varying systems have been introduced in Electrical Engineering to deal with
nonlinear systems exhibiting a strongly nonlinear behavior with respect to one input port and an almost
linear behavior with respect to other excitations.The classical example of this situation is mixer RF
port modeling([22],[4]), although great results have been obtained as well in [24],[3] for phase noise
modeling. A linear Periodically time varying system is described by a an impulse response function,
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h(t, t−τ) = h(t+T, t+T −τ)).Conversely to the LTI case, dependence on t must be explicitly included.
Output to such a system at time t is calculated via superposition integral:
Vu(t) =
∫ t
0
h(t, t− τ)u(τ) (2.8)
Due to h(t, t− τ) periodicity in t, we may expand it as a Fourier Series:
h(t) =
∞∑
k=0
hk(τ) exp (j ∗ k ∗ 2 ∗ piτ/T ) (2.9)
Substituing (2.9) into (2.8), we have
Vu(t) =
∞∑
k=0
hk(τ) exp (j ∗ k ∗ 2 ∗ piτ/T ) • u(τ) (2.10)
Vu(f) =
∞∑
k=0
hk(f)u(f − k/T ) (2.11)
This modeling methodology the basis of Spectre Periodic AC analysis, and is especially useful when
response to the large tone may be efficiently and accurately calculated. Labeled H(V, f) the voltage
dependent system transfer function and O(f1, A1) the operator result of the solution of steady state
circuit equations with input frequency f1 and amplitude A1, then saying the circuit is approximated by
a PSS + PAC behavior is equivalent to saying that H(O(f1, A1), f2) |2 A2 (where |2 denotes second
harmonic) is an expression of the second order system describing functions. As a result, conclusions
drawn in the previous chapter about describing functions may be extended to the case of LPTV systems
and PSS + PAC representations.
2.3 Proposed continuous time model
Proposed models were built in a Volterra Series framework. Developed models are suited to all those
systems which can be represented by a signal flow graph made of arbitrarily connected Linear Time
Invariant and Polynomially Nonlinear systems. The major problem with modeling RF systems is the
existence of narrow band signals centered around high frequency carriers. We deal with this kind of
signals using a slight modification of classical complex-envelope theory [23]. The main difference with
classical theory is that there could be the need of feeding a signal with a spectrum consisting of narrow
band signals centered around harmonics of a fundamental carrier f0. Consider for now the case of an
input spectrum made up of N equally spaced tones, fed into a system such that its output y(t) is related
to the input x(t) by y(t) = x(t)2. If c0, c1, ..., cN are the tones amplitudes, and calling the output
spectrum o0, ..., o2N , we may write:
oi =
N∑
k=i
ckci−k = ~c • ~c(i) (2.12)
c−i = c¯i (2.13)
i = 0...2N
Suppose now a higher nonlinearity order is present.We may see the operation of calculating the output
of a such a nonlinear system built of two steps: in a first step, power of the input signal up to the
order of nonlinearity K are calculated, later these are scaled by the polynomial coefficients and added.
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Figure 2.2: Example of system structure
In order to calculate the third order terms o
′
ii = 0...3N once second order response oi(t)i = 0...2N is
known, it is sufficient combining such a second order response with the input in a manner similar to the
one described above:
o
′
i =
∑
okci−k = ~o • ~c(i) (2.14)
Fastest way to do this is using fast convolution algorithms, which are present in MATLAB library. We
further notice that all the information necessary to perform calculations is contained in the ci, i ≥ 0, as
c−i = c¯i holds. The model of computation may be summarized as follows:
1. Given ~c, compute ci, i < 0 and define c˜ = [~c, ci, i < 0]
2. Put o0 = c˜
3. Put oi = oi−1 • c˜.Repeat this step for i=1 to N
4. For i < N − 1(nonlinearity order),zero pad oi so thatdim(oi) = dim(oN ) holds ∀i
5. Compute
∑
i≥0 oi
Now, it is important to notice that even though this model of computation has been described for time-
independent ci, it is still valid as long as these coefficients are a slowly varying function of time. The
signal is then a quasi-sinusoidal signal, or a multi carrier narrow-band signal. Mathematical condition
for this to hold is that the narrow-band spectra centered around the harmonics at the output of the
nonlinear block are disjoint, i.e.
Bin ≤ fcarrier
2K
(2.15)
Where Bin is the maximum of the bandwidths of input signal complex envelopes, and K is the nonlin-
earity order.
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2.3.1 Discrete-Time modeling
Even though the use of baseband equivalent representation saves substantial computational time for
narrow band signals, the use of a variable step integration process for solving model equations may still be
an overkill.This overhead may be reduced through a discrete time implementation. This transformation
solely regards the frequency dependent part, as memoryless nonlinear blocks are left unchanged. Filters
are converted to baseband equivalent representation and discretized by sampling their continuous time
frequency response with step ∆F , and using a MATLAB optimization algorithm to find the optimal IIR
representation.IIR representation has been preferred due the better stability properties of the MATLAB
IIR filters nonlinear phase response synthesis tool with respect to the FIR filters one. The discretization
frequency ∆F is related to the output signal bandwidth B , to the sampling frequency and to the
execution time of the system by the relation:
∆F =
2B
Ttotfsample
=
4 ∗B2
Ttot
(2.16)
If, as it is the case in the proposed model, frequency resolution may be chosen by the user, then (2.16)
may be used to choose Ttot the model execution time. Discrete-time models introduce an extra-degree
of freedom in the modeling effort, allowing to trade off frequency resolution for computational time
as highlighted by equation(2.16).Anyway, neither this class of models solves the main disadvantage
of building time-domain models, which arises when multiple nonlinear blocks are connected in series.
In these circumstances, overall nonlinearity rises exponentially, exponentially increasing output signal
bandwidth. If we suppose to model a radio as a cascade of three third order nonlinear blocks,representing
LNA,mixer and baseband chain, an overall nonlinearity of twenty seventh order is obtained.Recalling
that UMTS carrier is about 2Ghz, equation 2.15 stops being satisfied when Bin ≈ 37Mhz.This reduced
value does not allow, for example, to perform the UMTS intermodulation test.Furthermore it is worth
noticing how, even for the standard, 1 channel UMTS bandwidth of 5Mhz, the maximum required
computation time has decreased up to a value of 3.7nS, which is extremely short. If time-domain
simulation remains the choice, this complexity increase may be dealt with by adding after each an anti
aliasing filter with cutoff frequency fmax ≤ Bin.
Obviously, this comes at the expense of accuracy.
2.3.2 Frequency Domain model
If now Fourier transform of 2.14 is taken, then one obtains
Oih(f) =
k=M∑
k=−M
Oi−1k • Ch−k (2.17)
We remark that ~C is the Fourier transform of ~c and as such, is composed by N vectors(one for each
of the input carrier harmonics). Each vector will have K
′
= B∆F components. Equation(2.17) is quite
more complex than (2.14). We see that elements of Oi−1 and C (which are vectors) are convolved and
then summed in a convolutional way. In order to get better understanding of this process, consider
Kronecker Product[17] between two vectors ~a,~b. This will be a matrix G such that:
Gi,j = ai ∗ bj
Summing the elements on the k-th non principal diagonal of G:
Sk =
M∑
j=−M
ajbk−j = (~a •~b)(k) (2.18)
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If now we make the hypothesis ai∀i is a K ′ elements row vector, and substitute multiplication in (??),
with convolution, we get to (2.17). Further notice that not due to hermitian symmetry of spectra, it is
not necessary to calculate all the terms of the Kronecker product: posing dim(Oi) = M ,dim(C) = N ,
and recalling that M ≥ N , we see that only the non-principal diagonals of index i ≥ −(M −N), i ≤ N
need to be considered. In this representation, linear filtering is equivalent to element-wise multiplication
with a NxK
′
matrix, which represents the system frequency response sampled as described by (2.19):
Hi,j = H(i ∗ fc + j ∗∆F ) (2.19)
We further recall this model is inherently a continuous time model , so that there is no need for
solving differential equations in this model. This eliminates the need for the tradeoff between frequency
resolution and execution time proper of time-domain models. If calculations performed with this model
have to be compared with a discrete time model, the aforementioned tradeoff is obviously reintroduced,
as in order to obtain a frequency resolution of ∆F , a system with input bandwidth B and sampling
frequency fc has produce exactly N =
2B
∆F samples, which in takes us back to equation (2.16). Finally,
we also see that the minimum computation time dependence on considered nonlinearity order here is
absent(there is no execution time).However, equation (2.15) still has to hold if spectra corresponding
to different harmonics do not have to overlap. If this equation should not hold for some block on the
other hand, spectral superposition may easily be computed. This information may be easily be used to
update the spectral description matrix(See [9]). Reader will anyway notice that if this happens, there is
certainly less and less gain in computational complexity from using a multi-carrier baseband equivalent
model. We’ll make an example to see how this happens. Suppose input bandwidth is 80Mhz, and
there is only one carrier with frequency is 200Mhz. For a nonlinearity of order 3, baseband equivalent
spectrum around carrier fundamental becomes 240Mhz,while that around harmonic number 2 and DC
is 160Mhz. Baseband equivalent spectra are superposed now, but is no matter if superposed zones are
simplified before next nonlinear operations are performed.The transformation is shown in figure (2.3)
2.3.3 Tone Based Model
There are circumstances under which the proposed vector based model performs quite badly form a
computational efficiency perspective. These may be generically classified as those where the input is
made up of a very few tones, with strongly variable spacing. Consider for example the situation of figure
(2.4).In order to obtain a vector based representation for this spectrum, a resolution of ∆F1 has to be
chosen.The spectrum is thus described by a vector of 2 + ∆F2∆F1 elements, while if input frequencies were
specified along with amplitudes, a 3 × 2 matrix would be enough. Even though complexity analysis
of the models has not yet been performed, it is intuitive to understand how this situation becomes
unfair when ∆F2∆F1 À 1. To deal with these situations a list based input representation is chosen.Input
is now described as a K × 2 matrix, where K is the number of input tones, and only nonzero spectral
components are represented.Nonlinear operations and filtering are performed only for those frequencies
that included in the input and output spectra, saving a big deal of computation time in case of input
sparse spectra.
2.4 Complexity evaluation for the proposed models
All of the proposed models are equivalent, in that they predict steady state behavior of system under
exam, for any kind of inputs:therefore, use of one or another model solely depends on what has the lowest
complexity and highest ease of use. Refer to the model shown in figure (2.2).Here we have discrete time
execution, input signal bandwidth B around M harmonics.Filter frequency resolution is still ∆F ,and
nonlinearity order N. From (2.16) we find TsimTexec =
2B∗N
∆F which is the number of timesteps needed.For
each timestep, output of 2 IIR filter and a nonlinear block has to be calculated. Supposing for the sake of
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Figure 2.3: Spectral superposition and simplification for FD models if (2.15) doe not hold
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Figure 2.4: Example of spectrum ill-conditioned for a vectorial frequency domain model(frequency
domain stiff system): the total bandwidth is imposed by f3 − f1 = 280MHz, while ∆F = f2 − f1 =
10MHz: a 28-element vector is required for vectorial representation, despite only three tones are present.
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simplicity this filters to have the same order s, then this takes (N+1)s multiplications for each timestep,
for each harmonic(The term N is due to the fact the as in SIMULINK multirate model execution is
supported, filter collocated after the nonlinear block will have an execution time N times higher than
the one preceding it, as reflected by 2.16). Input harmonics are M, while output harmonics are NM .
Then number of multiplications required to calculate filter outputs is N · (M + 1) · (N + 1) · s. For the
nonlinear block, N convolutions have to be performed. If these are calculated using a fast convolution
algorithm([17]), each convolution requires calculating two FFTs,a product and a IFFT. Computational
expense for computing the FFT of a j-elements vector is j log j, so that complexity for each convolutional
step may be written as:
3(j1 + j2 − 1)(1 + log (j1 + j2 − 1))
For the case in exam, put Di = dim(oi), Din = dim(Cin):
Nmult =
2 ∗B ∗N
∆F
(N(M + 1)(N + 1)s+
N−1∑
i=1
Di log (Di) +Din log (Din)... (2.20)
+(Din +Di − 1) log (Din +Di − 1) (2.21)
Di+1 = Di +Din − 1 (2.22)
D1 = 2M + 1 = Din (2.23)
It is easy to prove that
Di = 2 ∗M ∗ (i) + 1
, so that the nonlinear terms contribution becomes:
NNLmult =
N−1∑
i=1
3(2M · (i+ 1) + 1) log (2M · (i+ 1) + 1)) (2.24)
Linear dependence on input bandwidth is apparent through the factor 2B·N∆F , which also shows an hy-
perbolic dependence on frequency resolution.Dependence on N and M is super linear, and in particular,
dependence on N is stronger the higher is M. Consider now the frequency domain model.Here all compu-
tations are performed at the same time(there are no timesteps). We further suppose all of the channels to
have the same bandwidth, and thus the same number of elements in each row.Filtering operations each
require vector multiplication: if M channels are present, each with 2B∆F channels are present at the input,
at the output there will be M channels, each with 2N ·B∆F components. Thus, total number of operations
for the linear part is 2BM∆F (N+1). For the nonlinear part, N convolutive steps have to be performed. For
each of this steps, the non-principal diagonals of a Kronecker product matrix are considered.We remark
that these matrices are obtained from vector products in the form ~b¦~a, with dim(~b)≥dim(~a). Moreover,
we recall that only positive output harmonics are calculated.Consider than a (2N +1)× 2M +1 matrix
A, and define i-th non principal diagonal the set of coefficients A(2N−i−k),+k).Because of the imposed
size constraints, one finds:
2N − i− k ∈ (0, 2N)→ k ∈ (−i, 2N − i) (2.25)
k ∈ (0, 2M) (2.26)
i = N −M − 1...2N (2.27)
Solving (2.27) yelds
k ∈ (0, 2M + 1)i ≥ 2(N −M) (2.28)
k ∈ (0, 2N − i)i ≺ 2(N −M) (2.29)
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Figure 2.5: Comparison of complexity of time and frequency domain models
Thus, number of convolutions to be computed is
Nconv = (N−M+1)(2M+1)+
2(N−M)∑
i=0
2N−i = (N−M+1)(2M+1)+2N(2(N−M)+1)−(N−M)(2(N−M)+1)
, and after rearranging terms:
Nconv = 2N
2 − 4M2 + 2NM + 2M + 2N + 1 (2.30)
Each convolution is made between a vector of length j1 and one of length j2, and finally complexity
becomes:
N∑
i=1
N iconv · Ciconv (2.31)
N iconv = 2(2(M − i) + 1)2 − 4(2M + 1)2 + 2(2M + 1)2 + 4i(2M + 1) + 2(2(2M + i) + 2) + 1 (2.32)
Ciconv = 3(1 +
2B(i+ 1)
∆F
) log (1 +
2B(i+ 1)
∆F
) (2.33)
Evaluation of the preceding formulas show that time-domain model requires about one order of mag-
nitude less multiplications than a frequency domain one.On the other hand, frequency domain model
has been implemented in MATLAB, which is naturally a faster environment than Simulink: as a re-
sult,difference in execution times is not so bad. However, the frequency domain model was not used in
this work, as the tone based model is better suited to the spectra of isgnals used [2] to perform UMTS
tests. For what regards the aforementioned tone based model, computations are here performed directly.
Suppose that the tone based represented model is excited with M tones.Input filter computations will
then require M multiplications. Before taking care of the output filtering step, the nonlinear block is
examined. We need to compute both the frequencies and the amplitudes of the tones which build up
the output spectrum. The model used computes all of the output tones, and then simplifies eventual
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outputs with the same frequency. For a signal made up of M tones,fed into a nonlinearity of order N,
number of output tones is
NoutTone =
N∑
i=1
(2M + 1)i =
(2M + 1)((2M + 1)N − 1)
2M
Where positive and negative tones are considered in the final expression.As usual, the factor 2M+1
derives from the need to consider both positive and negative frequencies in these computations. Many
of these tones will actually have the same frequency and thus will be recompacted after simplification.
Moreover, it is the simplification process itself to give to each output tone the correct multiplicity.
A different approach might rely on calculating output tones multiplicity symbolically, and calculating
only the terms resulting different from symbolic analysis.Obviously, this approach does not eliminates
the need for simplification to be made after computing nonlinear terms, but dramatically reduces the
number of output tones. Supposing a nonlinear product of order j is considered, with M positive input
tones, say f1...fM ,plus DC, output frequencies may be written as
Fo =
∑
∑
ni=j
nifi
. Coefficients for each of these output frequencies may be derived from elementary combinatorial calcu-
lus(see for example [15]) to be equal to
Co =
j!
Π∑ni=jni!
Also notice that this approach actually requires performing operations on just M+1 tones, as one can
use hermitian simmetry to eliminate the negative side of the spectrum. Although this approach might
seem appealing, it requires coefficients Co to be either calculated or stored, adding ”hidden” complexity.
For this reason, it is not practical to implement tone based models when either the nonlinearity order
or the number of input tones is exceedingly high. Conversely, they represent a conceptually simple
approach, and they are effective for low-complexity, sparse spectra as those used in UTRA-FDD tests.
2.5 Model Implementation
Time Domain Model All time domain models have been implemented in SimulinkR, and completed
of MATLAB scripts used to set their parameters and execute them from command line ([10]). The
blocks have been and parametrized in function of the input bandwidth, so that execution time of each
block is automatically calculated to be the minimum such that conditions of 2.16 hold. As already
mentioned, in the early phase of the work filters were converted to baseband and discretized using
a general frequency domain approach and MATLAB algorithms for IIR filters synthesis.This choice
was made in order to produce the maximum stability and generality of the approach, especially when
nonlinear phase response filters are a concern. In light of the knowledge acquired in the course of
work, we saw that most filters can be modeled as second order bandpass sections with a low quality
factor; furthermore predicting phase response generally falls outside the scope of behavioral models.
In light of these details, filter synthesis process could be re-evaluated at the purpose of replacing IIR
filters with FIR filters and decreasing the computational effort associated with performing the Filter
Synthesis. One of the problems encountered during the use of complex valued time domain models lies
in evaluating intermodulation distortion terms. As previously stated, a two tone input of amplitude
A0, A1 and frequency separation ∆F is represented in this model as Vin = A0 +A1 exp j2pi∆Ft. Third
order intermodulation products lie at f1 = f0 −∆F, f2 = f0 + 2∆F , so one of these terms is actually
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spectrally superimposed on one of the signals in this complex representation. To separate these two
contributions, complex processing is performed on the signal itself. In detail, third order contributions
at frequency f0±∆F become: −A
3
1
4 exp (2 · pi ·∆Ft)+
A20h¯A1
4 exp−(j · 2pi∆Ft) Which are superimposed
to the linear term k1A1 exp (j · 2pi ·∆F )).Separating signal real and imaginary part and considering
their value at t = t∗
−| A
2 | B
4
cos (x+ 2φa) + (| A | − | A3/4 |) cos (x+ φa) = Re(Vu(t))
+
| A2 | B
4
sin (x+ 2φa) + (| A | − | A3/4 |) sin (x+ φa) = Im(Vu(t))
and finally
| IM |=
Re(Vu)
cos (x+2φa)
− Im(Vu)sin (x+2φa)
2
(2.34)
| S |=
Re(Vu)
cos (x+φa)
+ Im(Vu)sin (x+φa)
2
(2.35)
Where S =| A − A3/4 | and x = 2 · pi∆Ft∗ and φa is known. Similar problems also arise in the def-
inition of input signals, so that ad-hoc signal and noise sources have also been developed. It may be
interesting to detail the implementation of a pulse generator and of thermal and flicker noise generators.
Consider for example a PSK modulated signal, which may be written as s(t) = cos (2pifct+ΦK).
When this signal is considered in presence of a second sinusoid of frequency f1 = fc − ∆F and
amplitude A1, representing transmitter leakage or another interferer, time varying phasor representa
(A1 + A2 exp (j2pi∆Ft+ΦK) = A1 + A2 cos (ΦK) cos (2pi∆Ft) − jA2 sin (ΦK) sin (2pi∆Ft).Real and
Imaginary part are generated separated and fed into the system.
For a white noise source, it is known ([23])that defined N0 the flat power spectral density, its band-pass
equivalent is given by
ni(t) + j · nq(t) (2.36)
with ni and nq gaussian uncorrelated processes and S(ni) = S(nq) =
N0
2 . The in phase and in quadara-
ture terms are egenrated through MATLABR Band Limited White Noise block, and then phase shifted
and added. Finally, flicker noise is generated through the algorithm reported in [46]. Notice that this
generator is inherently real because carrier frequencies are supposed much higher than flicker noise
corner frequencies of the modeled devices. Obviously all of random seeds of different noise sources
are generated randomly at the beginning of the execution phase of the model itself, so as to minimize
the correlation amongst sequences generated by the same source at different executions and samples of
different source during the same execution.
Frequency Domain Model Because of the previously calculated high complexity, frequency domain
model was never used in practice, despite the core scripts have been implmented and tested in MATLAB
or simple input signals.
Tone Based Model The nonlinear tone based model implementation is due to F.Vincis and is de-
scribed in ([1]). The use of this model resulted in a significant improvement in simulation time and ease
of data access and interpretation with respect to the time domain model for the input signals assumed in
[2] as test vectors, so that this model has been used as the engine of the optimization process descirbed
in 5.9.2.
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Figure 2.6: Receiver front end architecture
2.6 Sensitivity Analysis
In any attempt to build behavioral models of a class of circuit instances, model accuracy requirements
have to be accurately evaluated. If the model is supposed to be used human operated system-level
exploration, usually the accuracy requirements are very relaxed, especially if the intended operator is
an experienced circuit designer, which can use behavioral models informations just as qualitative hints
on circuits sizings.If on the other hand automated synthesis has to be performed, accuracy requirements
are much more stringent. The effort reuired by the development of this kind of models is such that
a quantitative way to trade-off accuracy on different circuit performances, given an application, must
be envisioned. This section proceeds as follows: starting from receiver architecture, structure of the
behavioral model of each block is chosen(i.e. block nonlinearity order, filter orders etc.) ; using the
parameters of this model, expressions for the signal to noise plus distortion(signal to noise floor) ratio
predicted by the model are given. Sensitivity analysis is finally applied to these equations, so as to relate
global model accuracy requirements constraints to model parameters accuracy. In the following, we’ll
refer to a frequency domain description, however, because of the previously stated relation between time
and frequency domain models, all of the following derivations also hold for time-domain models.
2.6.1 Building Blocks Models
For the remaining part of the section, we’ll suppose the front end to be composed of the cascade
connection of a LNA and a mixer.This structure is depicted in 2.6 The mixer local oscillator port is
supposed to be driven by a local oscillator, characterized by the corner frequency of the Lorentzian
portion of its phase noise spectrum fc. As local oscillator was not modeled, this parameter is supposed
constant and is not included in the given analysis. Low-noise amplifiers and mixer are both supposed to
exhibit a third order nonlinear behavior, with gain and nonlinear coefficients showing for the moment
unspecified dependence on frequency.Finally, notice that 2.6 underlines the AC coupling between the
LNA and each of the I and Q mixers: as a consequence, LNA contributions to overall second order
intermodulation distortion are neglected and LNA may be characterized by an odd function.Consider
now the expression reported in [2], expressing compliance of a front end to UMTS standard system
requirements.
S
N + I
≥ 7− SPG[dB] (2.37)
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Where SPG is the despreading gain, for the case of 12.2kBs UMTS transmission equal to 25 and the
value of 7 is the SNR value required by a PSK modulation to achieve a BER of 10−3 First of all, notice
that 2.37 is a conservative constraint as in fact, UMTS data frame includes a cyclic redundancy check
code that contributes to SNR with an asymptotic decoding gain [23] of approximately 2.6dB which is
not included in the derivation of 2.37. This equation has to hold both for the case of sensitivity test
and for the third order intercept test. In both cases, we assume two sinusoidal inputs are applied to the
system, characterized by amplitudes A1 and A2 and frequencies f1 and f2. Then equation 2.37 splits
into
P 22
IIP2
+ 4KTRsBW ∗ F + PTxLeakagePN135Mhz ≤ −99dBm (2.38)
P 22P1
IIP 23
(1 + PN67.5) + 4KTRsBW ∗ F + P1PN135Mhz + P2PN67.5Mhz ≤ −96dBm (2.39)
These equations may be seen as a generalization of the ones reported in [2], and are useful in a system
design phase. Here, they will be used to derive accuracy requirements fro the chosen behavioral models,
using sensitivity analysis. In order to simplify this task, we’ll express these equations in terms of building
blocks behavioral model parameters, rather than in terms of system performance indexes.We get:
P 22 k
2
2G
2
LNA
G2MIX
+ 4KTRsBW ∗ F + PTxLeakageG2MixPN135Mhz ≤ −99dBm (2.40)
P 22P1(k
LNA
3 GMix +G
3
LNAk
Mix
3 ))
2
G2LNAG
2
Mix
+ 4KTRsBW ∗ F + PTxLeakagePN135Mhz ≤ −96dBm (2.41)
F = FLNA +
( IRNMix4∗KT∗RsBW − 1)
G2LNA
(2.42)
These equations can be used to get some understanding of the LNA-Mixer cascade. Note that second
order nonlinearity is introduced by mixer alone, while third order nonlinearity has contribution from
both low noise amplifier and mixer. The relative magnitude of these contributions depends on the
gain and nonlinear coefficients of the individual blocks. Neglecting the interdependence of IMLNA3 and
IMMIX3 on gain,it is interesting to look at the curve in figure 2.7, representing the relative contribution
of LNA nonlinearity overall third order intermodulation distortion. We see that, while this contribution
is dominant at low values of LNA gain,it vanishes as gain is increased.For a real design, and assuming
GLNA + GMix constant,LNA third order nonlinearity will increase as Gain is increased, while mixer
nonlinear coefficient k3 decreases(for a given power dissipation). As a result, a more realistic curve would
probably show a floor for the relative LNA contribution to distortion for high gain values. Similarly,
assuming a fixed overall gain GT (e.g. 31[dB] as cited in [2]), relative contribution of LNA to noise factor
of the cascade increases with increasing LNA gain, decreasing as a consequence mixer noise importance,
while increasing second order distortion.As for an inductively degenerated topology LNA gain is largely
determined by the tuned load, while Noise Figure is dominated by input stage parameters, it makes
sense to study the way distortion and noise interact in determining the interference floor for the second
order intermodulation test. If kMix2 , NFLNA, IRNMix and GT are assumed constant, we it is found
N + I ≈ P
2
2 k
2
2G
4
LNA
G2T
+ 4KTRsBW (FLNA +
FMIX − 1
G2LNA
)
Where the term due to reciprocal mixing was neglected, being independent of LNA gain. Plots of this
quantity are reported in figure 2.7. Specified all other parameters, an optimum Low Noise Amplifier
exists, that minimizes the value of N + I.Using elementary calculus, we see that this occurs at
GOptLNA = (
2KTRs ·BW · (FMix − 1)G2T
P2k22
)
1
6 ≈ (2IRNMixer ·BW ·G
2
T
P 22 k
2
2
)
1
6 (2.43)
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Figure 2.7: Present system design methodology examples: optimal gain selection(left) and third order
intermodulation distortion partition computation(Computation performed for design in [2])
, where FMix À 1 was considered. For example, design reported in [2] reports 31dB gain, as well as
k2 = 20 · 10−3,FMix = 24.465. This leads to GOPTLNA = 16.35dB.
Although useful from a system design perspective, these observations cannot be accurate, as they neglect
actual relations amongst circuit performances.For example, in the latter analysis we did not consider
connections between mixer second order distortion, here summarized by parameter k2, and mixer con-
version Gain Gmix, or between any of these quantities and the input referred noise. These relations may
hardly be expressed analytically for a relatively complex system as a downconverter; nonetheless an ex-
perienced designer may use its knowledge of circuits to interpret results from these oversimplified analysis
in a critical fashion. For example, it easy to notice that downconverter linearity is expected to improve
while gain decreases, while at the same time IRN will probably increase.These considerations lead to
deriving a Low Noise Amplifier Gain specification slightly higher than the value predicted using 2.43(For
the design in [2],GLNA = 18dB). However, intuition does not always give optimal results, especially
when designers are not skilled as skilled as authors of [2]. When put in a design automation perspec-
tive,equations 2.38, 2.39 may be used to derive performance constraints on the proposed behavioral
model accuracy. We perform this task through sensitivity analysis. This step is crucial in our modeling
efforts, allowing model accuracy on linear performance to be traded for accuracy on linear performances,
which are much easier to predict, therefore reducing the modeling effort.Labeled P2 =
P 22 k
2
2G
2
LNA
G2
MIX
the
nonlinear contribution to second order distortion test noise floor, and P3 =
P 22 P1(k
LNA
3 GMix+G
3
LNAk
Mix
3 ))
2
G2
LNA
G2
Mix
the nonlinearity contribution to noise floor in the third order intermodulation test; applying sensitivity
analysis to equations(2.40-2.42), we obtain
∆N
N
≈ 2∆GLNA
GLNA
FMix
FReceiv
(2.44)
∆P2
P2
= −2GMix
GMix
+ 2
∆GLNA
GLNA
+ 2
∆kMIX2
kMIX2
(2.45)
∆P3
P3
≈ ∆GLNA
GLNA
−2GMIXkLNA3 + 4G3LNAkMIX3
GMIXkLNA3 +G
3
LNAk
MIX
3
+
∆GMIX
GMIX
−2G3LNAkMIX3
GMIXkLNA3 +G
3
LNAk
MIX
3
(2.46)
+
∆kLNA3
kLNA3
2GMIXk
LNA
3
GMIXkLNA3 +G
3
LNAk
MIX
3
+
∆kMIX3
kMIX3
G3LNAk
MIX
3
GMIXkLNA3 +G
3
LNAk
MIX
3
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Substituting back into 2.38,2.39:
∆D2
D2
= 2(−GMix
GMix
+
∆kMIX2
kMIX2
)(1− N
D
) + 2
∆GLNA
GLNA
((1− N
D
)− FMix
FReceiv
N
D
) ≤ ² (2.47)
∆D3
D3
=
∆GLNA
GLNA
(2
FMix
FReceiv
N
D
+ a1) +
∆kLNA3
kLNA3
a2 +
∆kMIX3
kMIX3
a3 + a4
∆GMIX
GMIX
≤ ² (2.48)
a1 =
−2GMIXkLNA3 + 4G3LNAkMIX3
GMIXkLNA3 +G
3
LNAk
MIX
3
(1− N
D
) (2.49)
a2 =
2GMIXk
LNA
3
GMIXkLNA3 +G
3
LNAk
MIX
3
(1− N
D
) (2.50)
a3 =
G3LNAk
MIX
3
GMIXkLNA3 +G
3
LNAk
MIX
3
(1− N
D
) (2.51)
a4 =
−2G3LNAkMIX3
GMIXkLNA3 +G
3
LNAk
MIX
3
(1− N
D
) (2.52)
Where ² is the tolerable error and D2 and D3 respectively represent the total disturb component in
the second and in the third order intermodulation performance tests. If now we assume error on model
parameters to be independently distributed random variables, we may add variances.Resulting equations
respectively represent an ellipsoid in R3 and an ellipsoid in R4.These ellipsoids describe the way accuracy
on different system parameters may be traded. We will exploit this derivation to reduce to the minimum
the accuracy specifications on non-linear responses, which are harder to measure and model.Considering
for example performances extracted from design described in [2], we find kLNA3 = .75, k
MIX
3 = 6.7, a1 =
3, a2 = .0011, a3 = 1.5, a4 = −1.5, FMix/Ftot = .47, N/D2 = .5, N/D3 = .25. Notice that errors on
the mixer second order nonlinearity parameter k2 basically depend on simulation convergence issues,
causing an inherent trade-off between accuracy and simulation time.Details about how this trade-off
has been addressed in this work are exposed in [1]. However, accuracy within 4% is obtained in most
cases.For LNA linear gain, accuracy obtainable with the proposed model is order of 10%.Same holds for
the case of mixer. Now we can invert previous relations for ² = .5 and find:
∆D2
D2
≈ .12 (2.53)
(
∆kMIX3
kMIX3
)22.25 ≤ .04 (2.54)
Where kLNA3 was neglected due to extremely low sensititivity to this parameter. For a relative error on
kLNA3 of ±50%, required relative error on mixer k3 is about 15%. As shown later,such a low relative
error value is not easily met when on a widespread number of designs as those generated from an ACG.
Chapter 3
Device Modeling
We introduced in a previous chapter how one of the main problems of platform based design is the
dependence of the explored space on the chosen set of constraints imposed through the Analog Con-
straint Graph, and through these on the chosen device model. A model as accurate as possible should
be chosen to allow re usability of the ACG,i.e. portability of the ACG itself on the maximum number of
technologies or applications with minimal changes. Moreover, accurate device models are needed for the
identification of effects that dominate the non-ideal behavior of a given circuit; and for getting insight
on the modeling strategy itself.
As this works deals with low-noise amplifier modeling, noise performance and input matching reliabil-
ity are the major concerns. Extrinsic and intrinsic capacitive effects in the active devices, integrated
inductors and device noise sources have then been investigated.
3.1 Integrated Inductor Model
The crucial role played by integrated inductors in determining the performances of RF systems is well-
known.As a result, numerous models have been developed through the years, together with methods
to improve performance metrics of integrated inductors(quality factor Q, self resonant frequency SRF),
while maintaining compatibility with CMOS technology. All of the prosed models have the topology
reported in figure 3.1.All of the prosed models have the topology reported in figure 3.1. Despite its
accuracy, exact expressions for the parameters of this model are not readily available, so that design-kit
models are usually built extracting these value from accurate 3D electromagnetic simulators such as
HFSS. As models of this kind obviously are not suited for automatic design, in this work we used a
simplified model such as that depicted in 3.2. This model allows exact predictions of Q and Self Resonant
Frequency. Parameters L, R and C may be expressed in terms of inductance value L,operating frequency
ω0,quality factor Q and self resonant frequency ωSRF as
Rseries =
ω0L
Q
(3.1)
C =
1
L(ω2srf +
ω20
Q2 )
(3.2)
Another parameter of great importance for integrated inductors is die area occupation. An integrated
inductor usually has an intrinsic area on the order of 100µ × 100µ, which must be added to an almost
equally large area reserved by design kit spacing rules. An empirical formula to estimate inductors area
22
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Figure 3.1: Complete equivalent circuit of integrated inductors
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Figure 3.2: Simplified equivalent circuit of integrated inductors
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Figure 3.3: Physical meaning of the parameters in equation 3.5
given their inductance value([33]) is:
Atot = (
1.3 · 10−7A 53m
LW 1.75m W
.25
spacing
)6 (3.3)
Where Am is the metal area, Wm the metal width and Wspacing the distance between nearby tracks.
In the initial phase of the work, this formula was not known and another expression was developed
for square inductors by expressing the area as a function of the number of turns,spacing and hollow
area.First notice that length of ith turn is related to the length of the (i − 1)th turn (see figure 3.3
by Li = Li−1 + 5(Wm + aSi−1) = L0 + 5 · i ·Wm + a1+i−1a−1 S0, where Wm is the metal width of each
turn,L0 = 3
√
A0 the first turn perimeter(A0 is the central hollow area [45]), and spacings between
successive turns are assumed described by a geometrical sequence of reason a,i.e. Si+1 = a · Si. Then
A = L2N and
A = (3
√
A0 + 5(N − 1)Wm + S0 a
N − 1
a− 1 )
2 ifa > 1 (3.4)
A = (3
√
A0 + 5(N − 1)(Wm + S0))2 ifa = 1 (3.5)
N can be found by solving for the inductance value, assumed to grow linearly with the overall metal
length ([6]) and thus expressed as
L = α(
N∑
i=0
Li) = α(N(L0) +
N(N − 1)
2
Wm +
a(aN − 1)−N)
a− 1 S0 ifa > 1 (3.6)
L = N · L0 + N(N − 1)
2
(Wm + S0) ifa = 1 (3.7)
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Figure 3.4: MOSFET equivalent circuit,including extrinsic components
3.2 Small Signals Models for transistor extrinsic parts
According to [37], an accurate model for a short-channel transistor at high frequencies should have
the topology reported in figure 3.4. Besides the intrinsic section M1,overlap capacitances Cgso and
Cgdo,parasitic junction Diodes Dsb and Ddb, gate,drain and source access resistances RG,RD and RS
static feedback resistance and distributed substrate network should be added. In this work only the
drain-bulk junctions and overlap capacitances were modeled, due to the crucial role they play in Radio-
Frequency Low Noise Amplifier Design. For what regards the distributed gate resistance, the expression
Rg =
RsqW
12N2L holds([27]), where Rsq is the polysilicon sheet resistance and N is the number of gate layout
fingers(assumed contacted at both ends).It can be made negligible by increasing N(for example for the
value of 10Ω/sq. reported in [27] for Rsq and
W
L = 2500, RG = 1Ω for N=50) and has therefore been
neglected in the following. If it has to be included, however, this may be simply done by increasing the
value of device non-quasi static resistance rnqs to r
′
nqs = rnqs+Rg. Finally, source and drain access and
spreading resistances RD and RS and substrate network Rdb, Rsb, Rdsb may be modeled as described
in [37]. This effect was not included in the digital MM9 Model available for simulations, so it was not
modeled.
3.2.1 Overlap Capacitances
Being due to the lateral penetration of Drain Diffusion into the channel, overlap capacitances may quite
accurately be represented the a parallel plate capacitor having plates of area A =WLov and capacitance
per unit area Cox. Lov is a measure of the extension of S/D diffusions into the channel, is related to the
transistor effective channel length, Leff , by [30]
Leff = LDrawn −∆LM − 2Lov (3.8)
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Where ∆LM is a zero-mean mask misalignment factor and will be neglected in the following. A direct
measurement of Lov obviously is not possible, so that Leff is usually extracted by one of the methods
described in [27], and equation 3.8 is used to calculate Lov. As Cgso may be directly measured, a
tradeoff occurs between Leff and Cgso modeling accuracy, especially when fringing effects have a non
negligible contribution in determining overlap capacitances, so that the parallel plate approximation
results ineffective. To overcome this problem, PhilipsMM9 describes overlap capacitances according to
the equation
Cgxo = ColW (3.9)
where Col is a process constant.For the ST-Microelectronics HCMOS8D .18 µ process used in this work,
Cox = 8.45e− 3, Col = 3.47e− 10, Lov = 45e− 9, so that CoxLov = 3.8e− 10 only slightly different from
the nominal process value.
3.2.2 Junction Diodes
The S/D-bulk junction diodes contribute a static, temperature dependent leakage current J0,as well as
a small signal resistance rd and capacitance cd.For this application, our main interest was capacitance
cd modeling.This capacitance may be described as the sum of three different contributions, respectively
determined by the bottom plate area of the junction, the gate sidewall area and the gate edge area,
respectively called Cjbr, Cjsr, Cjgr. To achieve the maximum accuracy, we directly implemented Philips
JUNCAP model using MATLAB. The only difference between the implemented code and the origi-
nal from Philips is that this version does not account for device interdigitation and junction sharing.
Equations may be found in Philips JUNCAP model manual([29]). It is worth noticing that diodes are
only modeled for applied voltage less than a process dependent constant with typical values close to
zero: as a consequence this model does not give accurate results when either the drain or the source
junction is forward biased, as for example happens in Dynamic Threshold or bipolar operation of MOS
devices.Fortunately this is not a concern for the application in exam. Figure 3.5 reports the original
JUNCAP model results, compared to results from the implemented version.
3.3 Intrinsic Transistor Modeling
3.3.1 Model Topology selection
As reported in [25], operating frequency specifications impact the choice of a device model topology to be
used in design and verification. The classical, 5-capacitances model gives correct results for frequencies
up to approximately ωT /10; a complete quasi-static model such as Philips MM9 instead, gives accurate
results up to ωT /3. Exploring upper frequency regions requires non-quasi static effects to be introduced.
For .18µ transistors, unity gain frequencies ωT of the order of 10 to 35GHz are achievable for current
levels of .5 → 3mA: as a result, the UMTS downlink bandwidth of 2. 11Ghz lies between ωT /5 and
ωT /15. Notwithstanding the loss of accuracy of such a model, a five capacitances model described in
the following subsections was used for imposing Analog Constraint Graph constraints. Details of the
derivation follow.
3.3.2 Long Channel Model
Modeling of intrinsic section of long-channel MOS transistors is described in this section using a bulk-
charge linearized model similar to the one reported in [31]. Current density equation valid in all operating
regions is derived, and specialized for the saturation cases. Results hold for any inversion level, and are
parametrized by a single physically meaningful constant I0.
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Figure 3.5: Comparison between simulated and calculated values of parasitic drain/source junction
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When charge-sheet approximation holds for the inversion layer [41],current density in a long channel
N-MOSFET satisfies the equation:
I(x) =W (µnqn(x)
∂Ψs
∂x
− qDn ∂n
∂x
) (3.10)
Where Ψs is the surface potential. Substitution of Einstein relation for non degenerate semiconductors
D/µ = KTq yields:
I(x) =W (µnqn(x)
∂Ψs
∂x
− qµnVth ∂n
∂x
)
If now quasi static operation is assumed, we may integrate previous equation along the channel using
continuity equation to obtain :
∫ L
0
I(x)dx = IDL = qµnW (
∫ L
0
n(x)dΨs − Vth(n(L)− n(0)))
This is the general equation for the charge-sheet model. In this work, we preferred to use a linearized
bulk-charge model that allows much simpler expressions of small signal parameters to obtained with a
scarce loss of accuracy. We substitute then qn(x) = Q(x) and dQ ≈ nCoxdΨs to obtain:
ID = µn
W
L
(
(Q(L)2 −Q(0)2)
2nCox
− Vth(Q(L)−Q(0)))→ µnW
L
CoxnV
2
th(f
2(L)− f2(0)− 2(f(L)− f(0)))
where n is the subthreshold slope of the device, related to the body effect coefficient γ by n = 1+ γ√
Ψ0+Vx
.
Vx represents the value of surface potential in the point with respect to which the bulk charge is
linearized. The choice of this point influences symmetry and accuracy properties of the model as
described in [25], and should not be overlooked when very high accuracy is a concern. To minimize the
number of parameters and simplify equations, n was however chosen as a constant in this work, and
its value determined through simulations. As n = 1 +
Cgb
CoxWL+Cgb
, this choice is equivalent to neglect
gate-bulk capacitances variations with applied voltage. One immediate consequence is that this model
does not predict any maximum in the gm/Id ratio as a function of gate voltage Vg, failing the treetop
test([25]). Finally, as I0 = µnCoxnV
2
th, iF = f
2(L)− 2f(L), iR = f2(0)− 2f(0)
ID = I0
W
L
(iF − iR)
. For the .18µ used in this work, I0n = 290nA, I0p = 100nA, nN = 1.5, nP = 1.3 were calculated, while
better accuracy was obtained for I0n = 250nA, I0p = 120nA.
In the forward active region, IR = 0(obviously this holds as velocity saturation in the channel was
neglected) and the previous equation becomes:
Id = I0
W
L
(f2 − 2f) (3.11)
Integrating equation 3.10 from zero to a generic point x in the channel gives us the charge distribution
as a function of position:
ID =
x
L
I0(f
2(0)− f2(x)− 2(f(0)− f(x)))
and
f(x) = 1−
√
1 + (f2(0)− 2f(0)) (L− x)
L
= 1−
√
1 + iF
(L− x)
L
(3.12)
Once relationship between surface potential and terminal voltages is known, small signal parameters
may be written using the chain rule as ∂Id∂fS
∂fs
Vx
with Vx generic terminal voltage. As only forward active
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Figure 3.6: Model comparison for transconductance
region is modeled, and ∂fS∂VG =
1
n
∂fS
∂Vs
; ∂fS∂VB =
n−1
n
∂fS
∂Vs
, calculating ∂fS∂Vs is sufficient. Current Density may
be written using quasi Fermi Levels as ([27])
ID = µn
W
L
∫ VD
VS
Q(x)dV
Thus
gms =
∂ID
∂VS
= ngm = −µnCoxW
L
Q(0) =
2I0
Vth
W
L
f (3.13)
.
Differentiation of equation 3.11 leads to
gms =
I0
Vth
W
L
2(f − 1)∂Ψs
∂VS
Equating these two formulas yields
∂Ψs
∂VS
=
fS
(fS − 1) (3.14)
So that surface potential is found 3.14 independent of well potential at low inversion levels , while
linearly increasing with in strong inversion.
3.3.3 Small signal parameters
The most important small signal parameter in analog design certainly is the device transconductance
gm, or its counterpart gm/ID ratio or gm efficiency. From previous equations, gm may be expressed as
gm =
2I0
nVth
W
L
(
√
1 + iF − 1) (3.15)
For low inversion coefficients levels, we find
√
1 + if − 1 ≈ if/2, and gm → IdnVth as well known from
subthreshold devices regional modeling. For high inversion levels instead, we have
√
1 + if−1 ≈
√
if and
gm =
√
2µnCoxW/LId as known from strop inversion regional models. Figure 3.3.3 reports predictions
of equation 3.15 and of PhilipsMM9 for a 1µ long transistor biased at ID = 1mA. Relative accuracy
obtained is within . 1. As gm = ∂Id∂Vgs is known, an implicit equation for the Id−Vgs device characteristic
may be found through integration:
dId
I0
W
L (
√
1 + IC − 1) =
2dVgs
nVth
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recognizing dId
I0
W
L
and performing integration of both sides:
Vov = nVth(
√
1 + IC + log (
√
1 + IC − 1)/2) (3.16)
.
Capacitances
The subject of MOSFET intrinsic capacitance modeling is widely known in literature [16][47]. From a
model design standpoint, most important choice in this field regards whether the developed model should
be a charge conserving one or not. Charge conversing models are suited for large signal or transient
analysis, and must make use of Ward-Dutton terminal charges partition or similar approaches. Moreover,
models based on this approach naturally lend themselves to be integrated in a nine-capacitances small
signal equivalent circuit. Not being interested in transient analysis, we did not develop terminal charges
and capacitances expression based on charge-conserving schemes; as a result, following calculations
suppose a 0-100 charge partition. Integrating equation 3.12 and then applying the methodology shown
above for Gm yields:
Cgs
2CoxWL
3
f(f − 3)
(f − 2)2 (3.17)
Important notes have to be taken on this equation. Usually, strongly inverted devices are assumed to
show a capacitance Cgs =
2
3CoxWL. We can see that in equation 3.17 this is verified as f → ∞. So,
classic strong strongly-inverted value is conserved. For weak inversion operation, classical texts report
[28] Cgs ≈ 0. Anyway, an important difference has to be made in this case. A MOST may be driven
from strong inversion regime toward subthreshold regime in two different ways: the first one is forcing
Id → 0 while holding W as a constant. This leads to (substituting in eq. 3.17) Cgs→ 0. On the other
hand, inversion level also is decreased if current drive is held constant and transistor aspect ratio is
increased. Evaluating then the limit for W →∞ in equation (3.17) one finds:
C∞gs =
Id
4I0
CoxL
2 (3.18)
So that maximum intrinsic capacitance obtainable is linearly increasing with current drive. Figure ??
reports a comparison of intrinsic Cgs as predicted by equation (3.17) and by PhilipsMM9 for the a
1µ long transistor biased at a drain current of 1mA. Relative accuracy is of the order of . 3. Charge
conservation may be used to find an expression for Cgb:
Cgb =
n− 1
n
(CoxWL− Cgs) (3.19)
Figure 3.3.3 reports predictions of Cgb after equation 3.19 and after Philips MM9.
3.3.4 Noise
Noise behavior of MOSFETs has been widely studied. It is well known that at high frequencies, Drain
Induced Gate Noise(DIGN), becomes significant and finally limits noise performance of RF circuits. In
this section we will first characterize thermal noise from the channel, and then gate noise. Noise from
the channel is known to be thermal in strong inversion and Shot in weak inversion[25]; experimental
results have anyway proven that calculations made assuming purely thermal noise are also accurate.
Experimental results have anyway proven that calculations made assuming purely thermal noise are
also accurate. We will follow this approximation in the derivation of the equations for noise. For a
section dx of channel,
dSI(f) = 4KTµnQn(x)Wdx (3.20)
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Figure 3.7: Small signal gate source capacitance after eq.3.17 and PhilipsMM9(Short Channel Model
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Figure 3.9: Drain excess noise factor versus gate width for variable current
holds. Combining with equation(3.12),integrating, and reporting to the input by dividing for gm,
SV (f) = 4KT
γ
gm
(3.21)
γ =
2f − 3
3(−2 + f) (3.22)
Notice how, for f → 0, γ → 12 as predicted by the shot noise hypothesis, while for large f γ ≈ 23 as
predicted by strong inversion formulas. Plots of γ as a function of gate width are reported in figure 3.9
for the aforementioned .18µ technology are reported below. Variations in drain potential couple to the
gate through the insulator capacitance, giving rise to the so-called drain induced gate noise according
to ∆Ig(x) = jωCoxW∆V (x). According to [65], ∆V must be calculated by considering thermal noise
in every section in the channel as a current source ∆Id and solving for surface potential perturbations
introduced by this source in the channel after imposing boudary conditions ∆V (0) = ∆V (L) = 0. This
approach allows writing the noisy surface potential induced by the thermal noise current source ay x0
∆Idas
∆V (x) = −∆Idx
g(x)
ifx ≤ x0
∆V (x) =
∆Id(x− L)
g(x)
ifx0 +∆x0 ≤ x ≤ L (3.23)
Where g(x) = µnQ(x) = µnCoxWnVth(
√
1 + IC x−LL − 1) is the differental conductance of the channel
at abscissa x. In the frequency domain, gate noise current induced by drain noise thermal current at x0
evaluates to
∆Ig(x0) =
jω∆Id(x0)
µnnVth
∫ L
x0
L− x√
1 + IC L−xL − 1
dx−
∫ x0
0
x√
1 + IC L−xL − 1
dx (3.24)
This equation may be used to express both the power spectral density of the gate noise and the correlation
coefficient c in all operating regions. Unfortunately, previous errors and unavailability of [65] up to a
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few days ago did not allow going further in this derivation.As a result, throughout the work we used for
gate noise quantities the classical strong inversion expression, which is found for example in [6]:
Sig = 4KT
ω2C2gs
5gm
δ (3.25)
δ =
4
3
(3.26)
c = j.385 (3.27)
3.3.5 Non-Quasi Static Model
As charge distribution in the channel is known for both of the proposed models, solution of the time-
varying continuity equation would allow the derivation a non-quasi static(NQS) model. For the frequency
range of operation,however it was enough to introduce first order non-quasi static corrections rnqs:
rnqs =
1
5gm0
(3.28)
Non-quasi static input resistance can instead give significant contributions to overall input match and
should then be included in input-sizing equations.
3.4 Large Signal Characteristics
Equation 3.15 may be used to calculate device nonlinear behavior using the differentiation chain rule: ∂gm∂vgs =
∂gm
∂IC
gm
I0W/L
([32]). Performing these calculations gives:
gm
I0W/L
=
2
nVth
(
√
1 + IC − 1) (3.29)
gm2
I0W/L
=
1
(nVth)2
√
1 + IC − 1√
1 + IC
(3.30)
gm3
I0W/L
=
1
(nVth)3
√
1 + IC − 1
√
1 + IC
3
2
(3.31)
Device nonlinear behavior versus operating point is shown in figure 3.10. Capacitance nonlinearity
may also be extracted from these equations. At this purpose, we may use the chain rule and find
∂iCij
∂V igs
=
∂iCij
∂ICi
∂iIC
∂V igs
=
∂iCij
∂ICi gmi−1/(I0W/L)It is interesting to see that ith order distortion due to weakly
nonlinear capacitors is related to (i − 1)th order distortion due to transconductance. This result could
be anticipated as device transconductance is related to is proportional to Source terminal charge, while
small signal capacitances are derivatives of the same charge. Using long-channel formulas, we recall
Cgs = 2/3CoxWL
Q(Q+3)
(Q+2)2 , Q =
√
1 + IC − 1 and find
1
Cigs
∂Cgs
∂IC
=
5 +
√
1 + IC
2IC + 2IC2 + 4IC
√
1 + IC
(3.32)
1
Cigs
∂2Cgs
∂IC2
=
−8− 3IC − 20√1 + IC
4(1 + IC)
3
2 (1 +
√
1 + IC)2(−1 + IC +√1 + IC) (3.33)
Where superscript ı´ ı´s for intrinsic. In order to obtain the ratio of capacitance derivatives to total gate-
source capacitance, these terms must further multiplied times 11+Cgso/Cigs
= 1
1+
3Col(1+
√
1+IC)2
2Cox(−1+
√
1+IC)(2+
√
1+IC)
which can be sensibly lower than 1 at low IC.
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Chapter 4
Low Noise Amplifier Analysis
The Low-Noise amplifier is the first block of any receiver chain. It has to raise the signal strength to a
level sufficiently high to make negligible the effect of noise from subsequent blocks, while at the same
time introducing the least possible noise of its own and providing conjugate match to a 50 Ω antenna.
Because of these facts, classical performance metrics of a low noise amplifier are gain,Noise Figure(NF)
and S11. A real low noise amplifier however, will also introduce nonlinearity. As in the modeled receiver
the mixer is AC coupled to the LNA, only third order LNA distortion is important at a system level.
Previous research ([5],[9]) has shown how a very well suited topology to perform the tasks above men-
tioned is the inductively degenerated transconductor reported in figure 4.1. The modeled receiver used
this same topology, which is analyzed in detail afterward.
4.1 Input Matching
An accurate small signal model of this LNA topology is reported in figure4.2). Here Cpad is the pad
plus protection diodes small signal capacitance while Cgb, Cgs, Cgd, Cdb, Csb the transistor small signal
capacitances(Csb goes in parallel with CLs and thus in not labeled in fig. (4.2)). Notice that at the
drain of M1 only one diode parasitic capacitance is shown due the junction sharing of M1 drain and
M2 source. This solution reduces distortion([12],[11]), but requires L2 = L1,W2 = W1. Also recall
RF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Figure 4.1: Inductively degenerated low noise amplifier amplifier schematic
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that due to unavailability of foundry models for inductors, we used a simplified inductor model. Hence,
the capacitances Csub1 and Csub2 present in the pi inductor model between each of the terminals and
ground, as well as the resistor which shunt these capacitors cannot be included in our simulations and
their effect on design is not included here. However, notice that actually Csub1 goes in parallel to Cpad,
which is much larger, while Csub2 is shunted by Cgb(and comparable in value). If a first order estimate
of Csub2 were known, however, this could be added to Cgb in the derived equations, leading to even more
accurate results.
In order to write input matching equations, we need to calculate the impedance seen between node IN
and ground. For the moment, we neglect the influence of CPAD, as we are now interested in calculating
the impedance seen between the gate of the transconducting device M1 and ground. Applying nodal
analysis, the following expression is found:
Yin = jω0Cgs(
Ys
Ys + jω0Cgs + gm1
) + f(Cgd) (4.1)
Ys =
1
Zs
Zs =
1
gmb
‖ jω0Ls(1− j/Q)−ω20Ls(Csb + Csrf ) + jω20(Csb + Csrf )Ls/Q+ 1
(4.2)
f(Cgd) = jω0Cgd(1− −gm1 + jω0Cgd(Zs(gm1 + jω0Cgs1) + 1)
(1 + (Zs)(gm1 + jω0Cgs1))(gms2 + jω0(Cgs2 + Cdb + Cgd))
) (4.3)
Notice that f(Cgd), representing the effect of the gate-drain overlap capacitance on input admittance,
may also be calculated through the Miller Theorem to be j ∗ ω0 ∗ Cgd(1− Av(jω0), where Av(ω)is the
gain of the cascode stage at the operating frequency. As a result ,we may also deduce that Gcascode =
−gm1+jω0Cgd(Zs(gm1+jω0Cgs1)+1)
(1+(Zs)(gm1+jω0Cgs1))(gms2+jω0(Cgs2+Cdb+Cgd))
we may simplify this expression by defining QL =
1
ω0CgsRs
and recalling that usually ω20LsCgs ¿ 1, ωTLsRs ≈ 1 to obtain
Gcascode =
−gm/(1 + jQL) + jω0Cgd
(gm(2n− 1)/n+ jω0(Cgs + Cdb + Cgd))
. Plots of this quantity , as well as of the exact formula,are reported in figure 4.3. Consider now the
second term,Zs. Expliciting inductor self resonant frequency ωsrf ≈
√
1
LCsrf
, it may be rewritten as
Zs =
jω0Ls(1− j/Q)
ω20/ω
2
srf (1 +
Csb
Csrf
)(−1 + j/Q) + 1
For real designs in .18µ CMOS, Ls ≈ 500pH, while ωsrf ≈ 10piGrad/sec. As a result Csrf ≈ 2pF
while Csb ≤ 400fF . As a result, we may neglect this effect and consider Zs = 1gmb ‖ jω0Ls(1− j/Q) ≈
jω0Ls(1−j/Q
1+gmbω0Ls
for the following. The effect of gmb is essentially that of introducing additional series
resistance, equal to gmbL
2
sω
2
0 . Its effect is the stronger the higher the frequency, and the higher gmb
and Ls. For the very low values of Ls used in practice however, we see that this contribution is
below 2Ω even at 5. 4GHz and will therefore be neglected. Now, we discuss the effect of Cgd. For a
MOS transistor acting in saturation, effect of drain potential on channel charge is negligible, so that
Cigd ≈ 0,Cgd = Cgdo holds. While in a long channel, strongly inverted design Cgs À Cgd is always
verified, in deep submicron technologies and at low inversion levels Cgd ≈ Cgs/2, giving significant
contribution(e. g. a 400µwide, .18µ long transistor in ST HCMOS8D has Cgs ≈ 350fF,Cgd = 150fF .
In figure 4.4, we report plots of f(Cgd) and of the term previously considered in the design. This effect
can also be intuitively undertstood in terms of series to parallel narrowband impedance transformations.
Suppose small signal parameters have typical values Cgs = 350fF,Cgd = 150fF, ωTLs = 35Ω, and
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Figure 4.4: Comparison between values of input impedance for classical equations and equations includ-
ing effect of Cgd
Gcascode ≈ −.7+ j.25. The effect of Cgd is that of introducing a parallel branch R = 1684Ω,C = 255fF (
see that Q = ω0RC =
1−Re(Gcascode)
Im(Gcascode)
≈ 7 holds). If a series to parallel conversion is performed on
the impedance seen looking to the right of Cgb, we it is found R1 = 1377Ω,C1 = 350fF . The parallel
of these two RC branches yields a series equivalent Rseries = 20Ω, Cseries ≈ 600fF , which is well
approximated by the empirical formula Rs =
ωTLs
1+
2Cgd+Cgb
Cgs
which in this case gives Rseries = 19Ω. It
is apparent how the overlap capacitance Cgd plays a very important role in determining both the real
and the imaginary part of the total impedance seen looking into the gate of M1. We may see that the
effect for Cgd is twofold: on one side, it decreases the resistance seen looking into the gate of M1 by a
factor about than 50%,requiring larger degeneration inductors, on the other hand, it increases the input
capacitance by a factor of approximately 1. 7 Cgd, resulting in a lower value of gate inductance required
to achieve matching than predicted by classical equations. When ??-?? are explicited for Ls in terms
of device parameters Cgs, Cgs, Cgb, gm,Cgd, gmb, and source resistance Rs, a second order expression
aL2s + bLs + c = 0is found. Once coefficients a, b and c have been calculated, Ls is found as
Ls =
−b−√b2 − 4ac
2a
(4.4)
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Figure 4.5: Comparison between several expressions for calculating degeneration inductance Ls(left)
and gate detuning inductance(right) in ST HCMOS8D .18µ technology.
. Because of the extremely complex expressions for these parameter, however,using numerical methods
to solve for Ls is much more practical(this is the approach we followed). Figure 4.5 reports a comparison
of the values of Ls required to match a 25 Ωsource according to the classical equations, to the equation
reported above and to the ωTeff approximation reported in ([11],[6])
Ls =
Rs
ωTeff
(4.5)
ωTeff =
gm
Cgs + 2Cgd + Cgb
(4.6)
The difference between the ideal and the two more exact curves is apparent. Notice that in this analysis,
except for the approximationωTLs ≈ Rs made in developing the expression for Gcascode, all device
second order effects,i. e. overlap and parasitic junction capacitances, as well as dependence of Cgs on
the operating point are included at once in the design process, allowing very accurate prediction. For
practical cases however, the value of Ls given by (4.5) is a very good approximation. It is also interesting
the fact that for the given technology, Ls is well approximated by the expression Ls = Rs
3CoxWL
2gm which
corresponds to neglecting overlap capacitances and dependence of intrinsic gate-source capacitance on
operating point. The approximation made in using for the degeneration inductance the value Ls =
Rs
ωTeff
may be more intuitively stated in saying that the circuit of figure 4.2 is equivalent to the one in figure ??
for input matching calculations, once C
′
gs = Cgs + 2Cgd + Cgb is used for the active device gate-source
capacitance. This is the basis of the simplified input matching equations used in the next section.
4.2 Noise
This section deals with Low-Noise Amplifier design for minimum noise figure. Starting from simplified
input matching equations, an analysis of different contributions to LNA noise factor is performed. This
analysis is more comprehensive than the one reported in literature, as both noise from the gate,source
and load integrated inductors as well as noise from the cascode device are explicitly modeled.
CHAPTER 4. LOW NOISE AMPLIFIER ANALYSIS 40
LgRLg
Lload
R
load
CLload
Cgs
Rnqs
Cgs+Cdb
Cmix+Cload
+Cdb
Gm vgs
(Gm+Gmb) vs
G
S
D
Ls
R
Ls
Figure 4.6: Small signal LNA core equivalent circuit for simplified input matching equations derivations
4.2.1 Simplified Input Matching Equations
To get to closed form expression for the Noise-Factor F as a function of device gate width and bias current
simple enough to be intuitively meaningful , we develop input matching equations neglecting the effects
of Cpad and Cgd. In this case, the amplifier small signal model becomes the one reported in 4.6 We allow
gate and source inductors to have different quality factors Qg and Qs to model composite on-chip/off-
chip gate inductors:assuming Qoff is the off chip discrete inductor quality factor, and L
OnChip
g /Lg = F
we find
1/Qg = (1− F )/Qoff + F/Qs (4.7)
Then, we have Zin ≈ ωTeffLs+ rnqs+ ω0LsQs + j( −1ω0Cgs +ω0Ls). Input matching equation then becomes:
Rs = ωTeffLs + rnqs +
ω0Ls
Qs
−
( −1ω0Cgs + ω0Ls)
Qg
(4.8)
And may be solved for Ls and Lg to obtain
Ls = Rs
(1− rnqs/Rs −QL/Qg)
ωTeff + ω0(1/Qs − 1/Qg)
(4.9)
Lg =
RsQL
ω0
(ωTeff + ω0(1/Qs − (1− rnqs/Rs)/QL)
ωTeff + ω0(1/Qs − 1/Qg)
(4.10)
QL =
1
RsCgsω0
(4.11)
As special cases of these formulas, we find that for F=1(fully on chip integrated inductor), we haveQs =
Qg, and Ls =
Rs(1−rnqs/Rs−QL/Qs)
ωTeff
. In finally rnqs =≈ 0 and Qs ≈ ∞ , Ls = Rs/ωTeff as from classical
LNA design equations.
4.2.2 Noise Analysis
Major contributor to noise figure for this topology remains transconducting device. To evaluate this
contribution, we perform a return ratio analysis on the equivalent circuit in figure 4.7. Return ratio
factor βA and input network functions αng =
VP
ing
, αnd =
VP
ind
are found to be
βA(ω) = −gm ωLs
1− ω2(Lg + Ls)Cgs + jωCgs(Rs +RLg +RLs) (4.12)
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Figure 4.7: Small signal equivalent circuit for transconducting device contribution to noise figure calcu-
lations
αng =
Rs +RLg +RLs(1 +
1
jωCgs(Rs+RLg+RLs
1− ω2(Lg + Ls)Cgs + jωCgs(Rs +RLg +RLs) (4.13)
αnd =
ωLs
1− ω2(Lg + Ls)Cgs + jωCgs(Rs +RLg +RLs) (4.14)
the DIGN and channel thermal noise contributions to output current to be:
iccu = (
ωTeff
jω0
(1 +
QL
(2− ωTeffLs/Rs − rnqs/Rs)
)ing + ind)
1
(1 +
ωTeffLs
Rs
1
(2−ωTeffLs/Rs−rnqs/Rs)
(4.15)
And for the output power spectral density:
PSDo = 4KT
ω2Teff
ω20
(1 +
Q2L
D2 )
ω20C
2
gs
5gm + γgm+ 2 | c | gm
√
4/15)
(1 +
ωTeffLs
RsD
)2
(4.16)
where D = (2−ωTeffLs/Rs−rnqs/Rs). Substituting the simplified input matching equations, one finds:
iu/Ind =
1
1 + χ
ωTeff (1−rnqs/Rs−QL/Qg)
(ωTeff +ω0(1/Qs−1/Qg)
(4.17)
iu/Ing =
ωTeff
jω0
(1 + QLjD )
1 + χ
ωTeff (1−rnqs/Rs−QL/Qg)
(ωTeff +ω0(1/Qs−1/Qg)
(4.18)
χ =
RMatch
Rs
=
S11 + 1
−S11 + 1 (4.19)
η =
1
1 +
2Cgd+Cgb
Cgs
(4.20)
D =
− rnqsRs (ω0(1/Qs − 1/Qg) + ωTeff (1 +
QL
Qg
) + 2ω0(1/Qs − 1/Qg)
ωTeff + ω0(1/Qs − 1/Qg)
(4.21)
PSDo = 4KTgm(γ +
4η2
5
(1 +
Q2L
D2
) + 2η | c |
√
4/15)(
1
1 + χ · ωTeff (1−rnqs/Rs−QL/Qg)D(ωTeff +ω0(1/Qs−1/Qg)
)2 (4.22)
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It has been previously shown that this device contributes to the output noise power spectral density
with both its channel noise and its drain induced gate noise(DIGN). An expression for the LNA noise
factor neglecting other contributions is [5]:
F = 1 +
(1 + χ)2ω0
ωTeffQL(1 +
ωTeff (1−rnqs/Rs−QL/Qg)
D(ωTeff +ω0(1/Qs−1/Qg))2
(γ + η2
4
15
(1 +
Q2L
D2
) + 2η | c |
√
4/15) (4.23)
In [5] it is also shown that the presence of DIGN determines the presence of a minimum in F(W) where
W is the device gate width, for any bias current Id. Later Gatta et al. ([11]) included in the analysis the
effect of γ factor variation with bias point. Notice that 4.23 is more general than the equations presented
in [5] and [11] as it explicitly includes effects from non-quasi static resistance,inductor series resistance
and unperfet input matching in the analysis. This effect corresponds to the factor D 6= 1 and to the
terms χ,
ωTeffLs
Rs
6= 1. Notice that this analysis actually supposes that the simplified equivalent circuit
4.6, which was proven to be first-order equivalent to the full equivalent circuit ??, is also equivalent at
the purpose of calculating output noise power spectral densities. This assumption is not theoretically
supported and will be verified through simulation. Figure 4.8 reports quantity in 4.23 for Id = 1mA,χ =
1,Qg = Qs = 7.6. Noise from series resistance of integrated inductors may be easily included in the
analysis: for what regards gate inductor, Rg goes in series with the source resistance Rs, contributing
to the overall noise factor with a term
ω0Lg/(QRs) = χ
QL
Qg
ωTeff + ω0(1/Qs − (1− rnqs/Rs)/QL)
ωTeff + ω0(1/Qs − 1/Qg)
(4.24)
. The situation is slightly more involved for noise from Rsl the series resistance of source degeneration
inductance. Through nodal analysis, it can be shown that transfer function from Vsl to output short
circuit current is
Gsl =
gm
2j/Q+ 1 +
ω0LsωTeffCgs
Qs
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Figure 4.9: Contribution of degeneration inductance finite series resistance(left) and gate induc-
tance(right) to the overall noise factor
Recalling that Rsl = ω0Ls/Qs, input referred noise contribution from Ls becomes
4KTRsl
(4+(QL+
ωTeff
Ls
QsRs
)
=
4KTω0Ls
Qs(4+(QL+
ωTeff
Ls
QsRs
)2)
. Substituting approximate expression for Ls gives
4KTRsχ
(1− rnqs/Rs −QL/Qq)(ωTeff + ω0(1/Qs − 1/Qg))Qsω0
(4(ωTeff + ω0(1/Qs − 1/Qg))2Q2s + ω2Teff (1− rnqs/Rs −QL/Qg)2)
(4.25)
A plot of 4.25 normalized to 4KTRs is reported in figure 4.9 forQg = 3Qs, Qs = 7.6, ω0 = 4.2piGrad/s, Id =
1mA. Contribution from source inductance appears to be negligible, so it will not be considered in the
following.
Noise from the common-gate device also has some influence. First of all, notice from figure 4.11 that in
this case GIDN and channel thermal noise generators act in parallel, so that a single transfer function
may be used to refer both their contributions back to the input. If this noise generator is ICGn , we find
from elementary small signal analysis:
ICCu = I
CG
n (1−Gcg) = ICGn (
jω0(Cdb + Cgs)
gm+ gmb + jω0(Cdb + Cgs
Where Gcg is the gain of the Source to Drain current gain of the common gate device. Note that for
ideal operation (i. e. Gcg = 1) noise from the cascode device does not appear at the output(For the
sake of precision, previous relation predicts this unrealistic situation for ω0arrow0; however this only
happens because 1gm+gmb ‖ rds = 1gm+gmb was considered,i. e. M1 was assumed to act as an ideal
current source). Transconducting gain from the signal input to the output, including cascode device,
may be written as
Gm =
ωTeff
j2Rsω0
gm+ gmb
gm+ gmb + jω0(Cdb + Cgs)
(4.26)
Using 4.26, input referred noise from the cascode device may be written as:
IRNcommonGate = I
CG
n
1
(1 + χ)Rs(Cdb + Cgs)ω20
ωTeff (gm+ gmb)
Substituting the expression of ICGn in terms of device parameters,
IRNcommonGate = 4KT (γgm+
4ω20C
2
gs
15gm
)(
−(1 + χ)Rs(Cdb + Cgs)ω20
ωTeff (gm+ gmb)
)2 (4.27)
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Figure 4.10: Cascode device(left) and Load Inductor contributions to noise factor
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Figure 4.11: Small signal circuit for common gate and load inductor device noise contribution calcula-
tions
We report the magnitude 4.27 in figure 4.10. Finally, we consider noise contribution from the load
integrated inductor. The circuit corresponding to this analysis is shown in figure ??. Applying nodal
analysis, we find:
Fload =
(1 + χ)2ω0Rs
QsLload(1 + 1/Q2s)ω
2
Teff
(1 + (ω0/ωC)
2) (4.28)
where ωC = (gm+ gmb)/(Cgs + Cdb) is the common gate stage current gain -3dB frequency in radians
per second. Notice that increasing Lload decreases Fload and at the same time increases gain. Thus,
we see that from a small signal viewpoint, load inductors as large as possible are desired. Figure 4.10
reports values of 4.28 for Rs = 25Ω, LLoad = 2.8nH at various device widths. Notice that for any
given current,increasing device width decreases both ωTeff and ωC , explaining the monotonic behavior
of FLoad.
4.2.3 Noise Optimization
Various analyses have been performed to validate the proposed design methodology and understand the
effect of all those terms that had not been trated in detail in literature. First of all consider noise from
the gate inductor. From matching analysis, it is known that the higher the gate width of the input
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Figure 4.12: Effects of the finite quality factors of integrated inductors on low-noise amplifier noise
performance: from the left, plots of NF versus gate width, optimal width versus bias current and
Minimum Noise Figure versus power are reported
device, the lower the value of the gate inductor required, and thus, for a given power dissipation, the
lower the noise figure. As a result, gate inductors introduce a term analogous to channel thermal noise
in that it decreases for increasing gate width. Thus, we expect the introduction of this term to shift
value of optimal width to higher values than predicted for example by equations reported in [5]. This
is effect is noticed in figure 4.12, where, from left to right, Noise Figure versus gate width at 2mA bias
current, optimal noise figure versus power dissipation and optimal gate width versus power dissipation
are reported. The most sensible effect certainly is on optimal width prediction which passes from
values around 500µ for noiseless inductors to values around 850µ for noisy inductors. It is important
to notice that the effect of integration of gate passives becomes more pronounced as the scenario of
an on-chip Duplexer([59]) becomes realistic. In this context the possibility to exit use high-Q off chip
inductor is missing, so that the potential benefit in LNA noise performance from technology scaling
due to increase in the term ωTω0 may be offset by the increased noise due to lower gate quality factor.
The term χ is intended to account for finite residual S11. It was introduced after noticing that an
Analog Constraint Graph that performed noise optimization after imposing feasibility constraints on
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Bandwidth Bias current Ls from 4.4 Wopt Ls from 5.2 S11 NFmin
2.1GHz 1mA 660pH 860µ 500pH −22dB@2.1GHz 4.55dB@1.9GHz
2.1GHz 2mA 550pH 860µ 500pH −30dB@2.1GHz 2.6dB@2GHz
900MHz 1mA 1. 3nH 2.1mm 1. 2nH −13dB@860MHz 4.1dB@800MHz
900MHz 2mA 1. 2nH 2.1mmm . 8nH −18dB@800MHz 2.55dB@800MHz
5.4GHz 2mA . 5nH 800µ . 64nH −13dB@5.1GHz 3dB@3GHz
5.4GHz 3mA . 5nH 500µ . 64nH −10dB@5.4GHz 2.5dB@3GHz
5.4GHz 2mA . 5nH 280µ . 64nH −13dB@5.1GHz 4dB@4.7GHz
5.4GHz 2mA .5nH 280µ .64nH −8.57dB@5.7GHz 3.4dB@4.67GHz
Table 4.1: LNA noise optimization summary
the source inductors(Ls ≥ .5nH), was seen not to select transistors with minimum channel length
for a bias current above 1.8mA per branch, as these configurations required too low values of source
inductance for any value of device width Wn. As a result, we sought analytical expressions that allowed
us to awarely trade S11 and NF . The effect of χ is twofold: on one side, low values of χ(say . 6),
increase the transonducer gain thus decreasing input referred noise; on the other hand, they require low
transit frequencies to be matched , and therefore push feasible solutions toward zones of the NF −W
plot dominated by gate-noise. Obviously, this effect will be worse the shorter the channel length, i. e.
, the higher the transistor cutoff frequencies. As this tradeoff is being explored while writing, results
are not yet stable. However some preliminary results are reported in figure 4.13. It is apparent that at
high bias current, optimal noise figure point is obtained matching to a source resistance slightly higher
than the source nominal resistance. It is also apparent that the source resistance chosen to be matched
has great impact over noise-optimal device width, which decreases as χ is increased. Factor η is now
examined. It was introduced to keep into account that, despite the fact that C
′
gs = Cgs+2Cgd+Cgb was
used to derive simplified input matching equations and noise transfer functions, only C
′
gs contributes to
DIGN . Actually, it was found through simulation that a better accuracy is obtained in comparisons
SPECTRER RF circuit simulator when η = 1 is assumed. Reasons behind this result are not yet
understood at the time of writing.
Table 4.1 summarizes tests performed in order to validate the noise-optimization process described
above on bandwidths corresponding to different applications1. Noise optimization methodology gives
very accurate predictions in the UMTS and GSM bandwidths. In the 802. 11 bandwidth,it tends
to overestimate the device optimal gate width Wopt, shifting noise versus frequency minimum almost
700MHz below the operating frequency. Through simulation, it was verified that for example the 2mA
circuit, optimized by this methodology at 280µ has a true optimal width of 200µ, giving a minimum
noise figure of 3.7dB@5.4GHz.
Input matching performance also is degraded, mainly due to active devices nonunilaterality at this
operating frequencies. About his subject, note that all circuits were simulated excluding non-quasi
static effects, due to unavailability of foundry models. Due to the decrease in optimal gate width, this
is certainly an effect dominating input matching performance in the WLAN case, at least if the LNA
is assumed to be 50Ω differential matched(rnqs ≈ 8Ω for a 280µ wide ,.18µ long device biased at 2mA
drain current).
1Noise optimization process for all WLAN examples did not include common gate device effects; moreover for the last
two rows, optimization was performed without imposing source inductor feasibility constraints(i. e. design theoretically
requires Ls ≤ 500pH to match a 50Ω differential source)
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Figure 4.13: Trading off S11 for Noise: effect of feasibility range of inductors on selectable widths,optimal
device width, and minimum NF as a function χ
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4.3 Gain
The effects of overlap capacitances on Low-Noise Amplifiers transfer Function is now discussed. From a
qualitative standpoint, classical low-noise amplifier gain equations([6]) neglect the presence of the gate-
drain overlap capacitance Cgd, and consider device gate in series to source resistance. Finite admittance
of the gate drain capacitance instead drains some current to the device transconductance action, reducing
its gain. Moreover, a zero is introduced in the transmission path the gate-drain admittance equals the
transconductance seen from gate to ground. These considerations may be translated into equations to
give:
Gm =
ωT
j2Rsω0
K(jωo/sZ + 1)
1
1 + jω0ωC
ZL(ω0) (4.29)
≈ ωTeff
j2Rsω0
K(jωo/sZ + 1)
1
1 + jω0ωC
ZL(ω0)
ωC =
gm+ gmb
Cgs + Cgd + Cgb + Cdb
≈ ωTeff /2 (4.30)
sz ≈ gm
Cgd
(4.31)
K =
Ygg
Yin
=
RC2jω0
−RR2CC2ω20 + (R(C + C2) +R2C2)jω0 + 1
≈ .5 (4.32)
where C and R have been previously defined, while C2 =
Cgs
1−LsCgsω20
approxCgs and R2 = ωTLs + RLs.
Gain is reduced by a factor of about 2 with respect to the case of ideal operation by the factor k.
The effect of the zero is instead negligible for most design cases, and will be afterward neglected. This
effect is also adequately kept into account by replacing ωTeff with ωT in the callical equations, so that
we may state circuit in figure (4.2) to be equivalent to circuit in figure(??) for what concerns small
signal gain calculations as well. Gain is thus controlled by ratio of the operating frequency to the
device effective cutoff frequency, and the value of load impedance ZL. An LC tuned load is used and
sized to resonate at the operating frequency ω0, so that ZL)(ω0) ≈ QLload. Maximizing Lload thus
maximizes gain for any given sizing. Maximum selectable value of Lload is imposed by common-gate
device parasitic capacitance on the output node, Cpar = Cgd + Cdb, inductor self-resonating frequency
capacitance Csrf and mixer input capacitance Cmix to be L
Max
load =
1
ω20(Cmix+Csrf+Cpar)
. Values of Cmix
ranging from a couple hundred femtofarads to about 1pF may be expected depending on circuit input
stage sizing. Maximum values of Lload of the order of a 4nH are found from this analysis, leading to
ZMAXL (ω0) = 400Ω and to Gmax ≈ 20.
4.4 Distortion
Being interested in modeling and automatically sizing an high performance low-noise amplifier, a deep
understanding of the sources of third order nonlinear distortion of this circuit is necessary, so that we
may estimate the accuracy of a model based on the structure described in chapter 2, as well as un-
derstanding suitable strategies for modeling the LNA-Mixer interface. We perform this analysis using
Volterra series. As Volterra series needs models for the derivatives of small signal circuit elements, we
make use of the detailed model developed in chapter 2. This does not include a model neither for rds,
nor for its derivatives, as it is well known that no accurate physical model for these quantities exists
[25]. As a result, we’ll neglect this contribution in the following.
Nonlinear products are generated by all of the bias dependent elements in 4.2, i. e. device transcon-
ductances and intrinsic capacitances, parasitic junction diodes, and nonlinear load capacitance. We
CHAPTER 4. LOW NOISE AMPLIFIER ANALYSIS 49
0 0.5 1 1.5 2
x 10−3
0.2
0.25
0.3
0.35
0.4
0.45
0.5
Device Gate Width
 
In
pu
t D
ev
ice
 
Ca
pa
cit
an
ce
 to
 T
ra
ns
co
nd
uc
ta
nc
e 
no
nl
in
ea
rit
y 
ra
tio
0 0.5 1 1.5 2
x 10−3
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
Device Gate Width
Co
m
m
on
 G
at
e 
De
vic
e 
to
 In
pu
t D
ev
ice
 T
ra
ns
co
nd
uc
ta
nc
e 
In
te
rm
od
ul
at
io
n 
Pr
od
uc
t R
at
io
Figure 4.14: Ratio of Nonlinear Gate Source Capacitance(left) and Common Gate to Device transcon-
ductance contribution to overall nonlinearity for a .18µ, 1mA design @2.1GHz
consider first contributions from transconducting device. Using the expressions reported in ??,it is easy
to prove that
α1 = vgs/Vin =
1
1− ω2(Lg + Ls)Cgs + j2RsωCgs
At this point, two different nonlinear terms come into play: transconductance nonlinearities inject
a signal directly to the LNA output(supposing common gate to act as a buffer); while gate-source
capacitance nonlinearities are represented by a current source connected in parallel to the gate-source
capacitance itself. Note that these two current sources have respectively the same connections of the
channel thermal noise generator and of the DIGN noise generator and thus experience the same transfer
functions to the output. Third order nonlinear coefficients of intrinsic gate source capacitance K
Cgs
2 and
of device transconductance gm3,generate third order intermodulation distortion given by:
IIM3u =
3
4
α21(ω1)α1(ω2)V
2
1 V¯2(
ωTeff
j2ω1 − ω2 (1− jQL/D)K
Cgs
2 j(2ω1 − ω2) + gm3)
1
1 +
ωTeffLs
DRs
(4.33)
Nonlinear capacitance to transconductance relative contribution is
gm
gm3
K
Cgs
2
Cgs
(1− jQL/D) (4.34)
And depends on frequency through QL. We see from figure ?? that device transconductance contributes
more than twice the nonlinear capacitance. Second order nonlinear coefficients also play a role in
determining third order distortion. Using formulas reported in ??, we can prove that ratio of this
contribution to distortion to distortion arising from third order coefficients evaluates to:
R =
1
3
ωTeff (K
Cgs
1 )
2(ω1 − ω2)(Rs + rnqs +RLg +RLs)(1− jQLD ) + gm22RLs
ωTeff (1− jQLD )K
Cgs
2 + gm3
And may be shown to be lower than . 05 in all practical cases. As a result, we’ll neglect third order
distortion due to interactions of second order nonlinear generators in the following.
Cascode device and transconducting device drain-bulk junction capacitance contributions will now be
evaluated. At this purpose, recall that as Cj(V ) =
Cj0
(1+ VΨ0
)X
(where obviously Cj0 is the zero bias junction
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capacitance,V ≤ 0 the total applied voltage and the grading coefficient X satisfies X ≈ .5 for submicron
technologies) to calculate capacitance nonlinear coefficients:
Cj1 = Cj
−X
Ψ0(1 +
V
Psi0
)
(4.35)
Cj2 = Cj
X(X + 1)
Ψ20(1 +
V
Psi0
)2
(4.36)
Voltage at drain of the transconducting device may be expressed as
V = α1Vin
gm
gm+ gmb + jω(Cj + Cgs + Cgd)
= G1Vin (4.37)
This term gives a contribution to the overall distortion given by
IIM3CGu = (C
gs
2 + C
j
2)G1(ω1)
2G1(ω2)V
3
in(2ω2 − ω1)
1
1 + j(2ω2−ω1)ωC
(4.38)
Where ωC is the previously defined 3dB angular frequency of common gate device acting as a current
buffer. To evaluate the relative contribution of nonlinear drain-bulk capacitance to overall distortion,
we may take the ratio of 4.33 to 4.38 and find
gm3
(Cgs2 + C
j
2)(2ω1 − ω2)
(1 + j
ω1
ωC
)2(1 + j
ω2
ωC
) (4.39)
Equation 4.39 predicts values of the order of 100 when typical design values are substituted. As a result,
distortion from nonlinear junction capacitance will be neglected afterward. Distortion from common
gate device transconductance is known to be negligible as long as frequency of operation is much lower
than ωC ≈ ωTeff /2. For low power designs this condition may fail to hold.
Third order nonlinearity from common gate device may be expressed as
G1(ω1)
2G2(ω2)
(gm3)j
2ω1−ω2
ωC
1 + j(2ω1−ω2)ωC
(4.40)
If ratio of 4.40 to 4.33 is taken,
R3 =
1
(1 + jω1ωC )
2(1 + jω2ωC )
j(2ω1 − ω2)
ωC
(4.41)
A plot of this quantity is reported in figure 4.14. Although insignificant for low current levels , its
contribution rises to about . 4 times the input transconductor contribution for a 1. 5mA bias current.
Preceding analysis shows that LNA input stage third order nonlinear distortion is generated by input
device nonlinear capacitance and transconductance, and common gate device transconductance. When
only these three effects are considered,equations 4.38 and 4.33 may be combined:
k3(ω1, ω2) =
3
4
α1(ω1)
2α1(ω2)((ωTeff (1− jQL/D)KCgs2 j + gm3)
1
1 +
ωTeffLs
DRs
+ (4.42)
(
1
(1 + jω1ωC )
2(1 + jω2ωC )
)
jgm3(2ω1 − ω2)
ωC
))
1
1 + j ((2ω1−ω2)ωC
We may use this analysis to forecast accuracy properties of behavioral models based on the structure
assumed in chapter 2. If only distortion due input device transconductance is considered, 4.43 gets
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Figure 4.15: Simplified schematic of the mixer proposed in [2]
the appearance of a filter-memoryless nonlinearity-filter system. Contributions of common gate device
and gate-source input device capacitance, through terms 1/(1 + jωωC ),QL and D, introduce frequency
dependence in the otherwise purely polynomial nonlinear term. As these factors cause relative variations
of up to ±15% in the Volterra Kernel, when frequency is varied in the 1.9GHz → 2.1GHz range, we
cannto expect models developed models to show accuracy better than this.
Final contributor to distortion from the LNA is in the nonlinear load tank, due to nonlinearity in
Mixer input capacitance. Large signal LNA output acts to change the value of output tank nonlinear
capacitance. As load inductor is assumed perfectly linear, this leads to a time dependent shift in output
tuning frequency, and ,as a consequence, to a change in LNA gain. Being signal dependent, this term
is a distortion contribution. Intuitively, we expect this distortion term to be higher the higher the
LNA gain(higher signal amplitudes), and, for any given gain, the higher the output tank quality factor
Q(steeper frequency response and higher output impedance at resonance). The intermodulation kernels
of this tank may be expressed as in [49] in terms of the nonlinear capacitance coefficients. In this case,
both C1 and C2 6= 0, and the third order kernel,neglecting multiple interactions of second order terms,
becomes([49])
k3(ω1, ω2) =
3
4
C2(2ω1 − ω2)GLNA(ω1)2GLNA(ω2)ZL(2ω1 − ω2) (4.43)
. Care must be used to get a reasonable expression for C2. At this purpose, we need to get some greater
insight in the load mixer architecture. Refer to the mixer schematic reported in figure (4.15). As
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reported in [51],[50], this topology uses a complementary input stage to achieve a higher conversion gain
for a given current dissipation (assuming square LO dive, gain may be expressed as (gmn + gmp)
2
piRL,
as opposed to the value gm 2piRL valid for a standard Gilbert Cell), while at the same time setting a
different current in the switching pairs and in the transconducting devices in order to minimize second
order intermodulation distortion and flicker noise([50]). The drawback is that due to the presence of
two different devices, an extra drain-bulk parasitic junction is introduced by the p-MOS, while the
impossibility to interdigitate the switching pairs and the transconducting devices adds capacitance to
the tail node of the switching pairs, potentially increasing distortion([52]). Moreover, due to increased
input pair transconductance and decreased switching pair bias current, an higher gain G
G = −gmn + gmp
n · gmsp
1
1 + ω0ωC
(4.44)
,where ωC ≈ n·gm11Cdb10+2Cdb1+Cdb6+Cgs6+2Cgso1+Cigs1 )is experienced from gain to drain of M10(see ??) and
the LO drive was again supposed ideal so that only one of the switching pairs devices conducts for each
instant. This high value of gain increases Miller effect through the input stage, thus increasing mixer
input capacitance and limiting LNA maximum gain. Moreover, it increases nonlinearity of the receiver
chain as explained below. At this point, we assume the LO drive of switching devices may be assumed
as an ideal square wave, and that no capacitance is present at the tail node of the quad(i. e. node 1 in
figure ??) so that switching instantaneously commutate and we may use for their nonlinear coefficients
of capacitances and currents values derived from DC characteristics. Now,notice that the nonlinear
portion of load capacitance may be re-expressed as (CCGdb represents LNA common gate device parasitic
junction capacitance)
Cout = C
N
gg + C
P
gg − (CNgd + CPgd)real(G) + (CNgdo + CPgdo)(1−Real(G)) + CCGdb
. Where usually the first and the third term dominate .
Due to the large input swings and gain, input stage transistors spend a considerable fraction of the
period in nonstauration. This would require the use of physical models for capacitances valid in all
regions of operation, including out of the saturation region. Although models of this kind exist in
literature, they were not considered in this work. Instead, we supposed Cgx = fx(
Vgs
n , Vds) where the
subscript x may assume the value g or d for gate or drain,f is a smooth function and n the subthreshold
slope. Circuit topology further imposes Vds = V
DC
ds + G ∗ vgs, and vNgs = vPgs = Vin. Then we have
∆Cgd = (
∂f
∂Vgs
1
n +
∂f
∂Vds
∗G)vgs). Considering second order variations, and using constitutive equations,
we find:
C2 = Cgdo
gmN3 + gm
P
3 + (−gmSP3 + j(2ω2 − ω1)(−Cgs12 + Cdb12 )) ∗G3
gmSPn
+ Cdb2 − (4.45)
−∆( ∂
2fD
∂2v2gs
+G2
∂2fD
∂2v2ds
) + ∆(
∂2fG
∂2v2gs
+G2
∂2fG
∂2v2ds
)
Where symbol ∆ is used to remark the third order nonlinear coefficient cancellation that happens
between N and P device in the first stage. Equation 4.46 makes evident that distortion from load
nonlinearity depends in a complex fashion on the design parameters. First of all, contributions from
device capacitances appear as differences in the values of a same function f ,calculated for different values
of its arguments. Assuming f is exactly the same for P and N transistors, cancellation is obtained when
V Nov = V
P
ov , V
N
ds = V
P
ds and at the same time C
N
gg = C
P
gg. Neglecting the Vds term, we see that the first
condition is equivalent to (WL )N = (
W
L )P INI
P
0 /(I
N
0 IP ), while second condition is expressed asW
NLN =
WPLP . If LN = LP is assumed, symmetry constraints become (
W
L )N = (
W
L )P , INI
P
0 /(I
N
0 IP ) = 1, so
that input transistors must be sized so that their bias currents are in inverse ratio with respect to their
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mobilities. Obviously there will unavoidably be some difference in f for N and P transistors, leading to
inaccuracies in the previous condition. Moreover, equation 4.46 predicts a nonzero distortion floor, even
when first order capacitive terms cancel out. This floor is due to the transconductance nonlinearities of
input and switching devices which do not cancel, and act changing the small signal gain between gate
and drain and thus the input referred Miller capacitance, and is anlyzed in the rest of the section.
Now,dependence of this contribution on design parameters is discussed.
For any given current drive,decreasing the gate width of input transistors results in both increasing the
gate-to-drain small signal gain G and nonlinear coefficient gm3, so that C2 rises dramatically;increasing
the switching devices gate width on the other hand increases their nonlinear coefficient gm3, but at the
same time reduces G. Depending on the particular sizing, this may lead to an increase or o decrease
of distortion, according to what effect dominates. Relative magnitude of overall load distortion to
distortion from the transconducting part will now be evaluated for a real design. Taking the ratio of
4.43 to 4.43 4.46 is found.
R4 ≈ gm
3 · Z2L(ω1)ZL(ω2)C2(2ω1 − ω2)
gm3
1
(1+
ωTeff
Ls
DRs
)(1+
jω0
ωC
)
(4.46)
Where we considered both cascode device and transconducting transistor nonlinear capacitance to con-
tribute about 25% to overall distortion(this is a slightly pessimistic approximation) to simplify expres-
sions. In order to get an estimate for the value of C2, recall that in order to improve third order linearity
of the voltage to current conversion, mixer input transistors are biased at overdrive voltages of approx-
imately . 3 V, corresponding to inversion coefficients about 50. For a minimum channel length device
and a 2mA driving current in the given technology, this corresponds to gate width of 30µ and gives a
value of Cgs2 of −1.8 ·10−16, gm3 = 6.8 ·10−3, gm = 12mS. For the PMOS pair, biased with 1mA current
a similar inversion coefficient is obtained for Wn ≈ 40µ,resulting in gm = 6mS. The switching pairs
typically have much lower inversion coefficients and current, and are not minimum sized devices(this for
matching and flicker noise reduction reasons). For a W = 400µL = .35µ device biased at 1mA drain
current, gm3 = .43, gm = 18mS giving G ≈ 1.3. Notice that we consider only one of the switching
pair devices to carry the whole difference in N and PMOS branch currents, supposing an ideal LO
square wave drive. For an LNA on the other hand, we may suppose Ibias = 2mA,Wn = 500µ,L = .18µ
and find gm = 33mS, gm3 = 1. Last, recall that for common gate device Vd ≈ Vdd = 1.8V to find
Cdb2 = 1.5 · 10−15. C2 evaluates to 94 · 10−15, with switching pairs nonlinearity contributing more than
90 % of the total, and the remaining almost completely due to transconductor nonlinear gain. Notice
that due to the frequenct roll-off of G in real designs the relative contribution of the switching pair term
will decrease. If now we suppose Lload = 2.8nH → ZL ≈ 280Ω, we find R4 ≈ 3. Thus, distortion due to
the interface may be as high as distortion due to the transconducting load even if the mixer is designed
to meet stringent linearity requirements as a stand alone-block. It has been verified experimentally that
on randomly generated mixers, R4 as large as 10 may be found. Thus, interface distortion is a critical
component in integrated low-noise amplifier distortion analysis.
4.5 Current Reuse LNA
A topology similar to the one we discussed above is the current reuse,complementary topology discussed
in [11] and reproduced in figure 4.17 . This topology has been reported to give better gain and linearity
performances, while exhibiting noise figures similar to the ones produced by the NMOS only counterpart.
The design of this low-noise amplifier topology presents a number of difficulties. First, the stability of
the bias point itself is reduced with respect to the unipolar counterpart. This is due to the presence of
high impedance nodes (OUT−,OUT+) that demand the use of a common-mode feedback loop. Second,
a higher number of devices contributes to noise in this topology. Great care must then be taken in
sizing the devices themselves in order to minimize their contributions. Design is further complicated
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Figure 4.16: Current Reuse Low Noise amplifier Schematic
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by the additional number of degrees of freedom presented by this topology(two degeneration inductors,
two devices). Following the pattern developed for NMOS inductively degenerated LNAs, exact input
matching equations are derived for this amplifier topology. Gain,noise and linearity performances are
then analyzed.
4.5.1 Input Matching
Equivalent small signal circuit of current reuse low-noise amplifier is shown in figure ??. Impedance seen
from gate of device M1 to may be seen as Zin = ZN ‖ ZP . Each of Zn and ZP is in turn composed of a
Miller RC branch and a component due to the intrinsic device only. For each RC branch the equations
reported for inductively degenerated NMOS low noise amplifier continue to hold, when expressed in the
full form(i. e. without the approximation gm · ω0Ls ≈ ω0CgsRs). We want to develop an analytical
expression for one of the source degeneration inductors and the gate inductor whenever both the devices
and one of the degeneration inductors have been sized. First of all consider the completely sized branch:
we may calculate the exact input impedance of this branch,Z and then convert it into an admittance
Y by taking its reciprocal. For all practical cases, Z will be a capacitive admittance, so that the sized
branch may be represented by a shunt RC branch. At this point, look at the almost-sized branch.
This branch is perfectly similar to the small signal equivalent circuit of an inductively degenerated
NMOS amplifier, except that C becomes now a function of degeneration inductance itself(this happens
because of the aforementioned lack of validity of the input independence approximation). An important
observation may anyway be made: first of all, notice that as Rs ≈ Re(ZN ) ‖ ZP ), real part of impedances
synthesized by the single branches will necessarily be larger than in the unipolar case. This effect is
strengthened by the increased capacitance which is likely to be seen between the transconducting devices
gate and ground, which implies a reduction of the gate inductance value and, for any given inductor
quality factor, an increase in the fraction of input resistance synthesized by the active devices through
local feedback and non-quasi static effects. We’ll return later on his argument. For now, we limit to
suppose that the per-branch synthesized input resistance increases by a factor H ≈ Rsized−Rs+Rsized , and
introduce the new expression
Gxcasco =
−gm/(1 + jQxL/H) + jω0Cgd
(gm(2n− 1)/n+ jω0(Cgs + Cdb + Cgd)) (4.47)
Where x may be either P or N depending what branch is supposed to have been sized, and Rsized is the
gate to ground conductance of the sized branch. Now, after considering the parallel of say NMOS Miller
branch(that has been calculated using the approximation of 4.47 to sized branch impedance, standard
topology equations may be used. One thing is immediate: due the aforementioned increase in the per
branch synthesized resistance, transistor may operate at higher transition frequencies, reducing for any
given power dissipation the gate-drain overlap capacitance and the related decrease in gain. This may
have also beneficial effects on noise, since the input matching constraint is now broken and a wider
design space is allowed for optimization.
4.6 Gain
Now, consider small signal gain of low-noise amplifier acting as a transconductor. It is reported in
literature[11] that this topology features a doubled gain per unit current consumption with respect
to the single transistor counterpart. This is not the case. Analysis reported in [11] is based on the
observation that the two transconducting devices operate in parallel for small signal, so that they have
a Geqm = gmn+ gmp. Unfortunately, input matching considerations are neglected in this work. Suppose
perfect input matching is realized at the operating frequency ω0, so that a Rin = Rs. Current flowing
into the positive lead of signal source V1 is thus Iin =
Vs
2Rs
. This current undergoes a partition at the
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Figure 4.17: Current Reuse Low Noise Amplifier input stage equivalent circuit
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common gate of M1 and M2, and is then recombined in the output node after each has been scaled
respectively by kP
ΩPT
ω0
and kP
ΩPT
ω0
, where KN is another current division factor,analogous to the K defined
in NMOS low noise amplifier schematic and accounting for the current division between active and Miller
branch. Overall transconductive gain at the operating frequency may then be expressed as
Gm =
1
2Rs
(ZpKN
ωPTeff
jω0
+ ZnKP
ωNTeff
jω0
)
1
Zn + Zp
(4.48)
In case perfect symmetry is obtained amongst the branches(Zn = Zp,
ωNTeff
ωP
Teff
= 1), then the previous
expression reduces to:
Gm =
1
2Rs
K
ωTeff
jω0
Which would be exactly equal to the single transistor counterpart, if degradation factor K were the
same. However, as a result of higher allowed device transition frequencies(and thus reduced gate width,
and decreased Cgd/Cgs ratio, devices gain is sligthly improved. Any modification is anyway much lower
than the expected 6dB increase.
4.7 Noise
4.7.1 Simplified Input Matching Equations
As already done in the previous chapter, simplified matching equations are now derived for this topology
of low noise amplifier in terms of passive quality factors and device parameters. At this consider the
impedance seen looking between the gate of device M1 and ground. From analogy with the NMOS case,
this may be immediately written as: Z1 = R1 + jX1 = rnqs + ω
1
TL
1
s +
1−ω20L1sC1gs
jω0Cgs
. In all practical cases,
ω20LsCgs =¿ 1 and this may be simplified to Z1 ≈ rnqs + ω1TL1s + 1jω0Cgs . Performed approximation
may be rewritten as 1Q1
ωTL
1
s
R1
ω0
ω1
T
¿ 1, which supposing Q ≈ 5, ωTL1sR1 ≈ .9 evaluates to .25
ω0
ωT
. The
approximation gets worse as operating frequency is increased, but the scaling is not so bad, as usually
ωT is increased as well(recall that ωT /ω0 controls amplifier gain). Under these hypotheses, we may write
Z1 = R1(1− jQ1) and perform a series to parallel impedance transformation to get
R1shunt = R1(Q
2
1 + 1) (4.49)
C1shunt = C1
(Q21)
Q21 + 1
≈ C1 (4.50)
The equivalent circuit is now reported in figure 4.18. Impedance sen looking right from section AA
′
resonates at ω0 for a value of Lg given by
Lg =
R2C
1 + ω20R
2C2
≈ 1
ω20C
(4.51)
with 1/R = 1/R1 + 1/R2, C = C1 +C2. After substituting 4.51,input conductance of the signal source
plus tuning inductor may be written as:
Gs = Qg(Qg +Qi)/(2QgQi +Q
2
i +Q
2
g(1 +Q
2
i )))Rs)) (4.52)
Where Qg is the equivalent gate inductance quality factor, and Qi =
1
ω0RsC
. For any given transistor
sizing Qi is given, and thus input matching equation is found:
Gs =
1
R1(Q21 + 1)
+
1
R2(Q22 + 1)
(4.53)
CHAPTER 4. LOW NOISE AMPLIFIER ANALYSIS 58
LgRLg
Cs
hu
nt

C1
=C
gs
1
r
R
1=
rn
qs
1+
 
t1
Ls
1
r
R
2=
rn
qs
2+
 
t2
Ls
2
C1
=C
gs
2
AA’
Figure 4.18: Equivalent circuit for simplified input matching equations:notice that the proposed match-
ing equations account exactly for the capacitance shunting one branch, while for the other we may recall
to ωTeff approximation
LgR=1/Gs
C1=C1+C2
AA’
Is
Rin=1/(G1+G2)
Figure 4.19: Equivalent circuit of the NPMOS amplifier after series to parallel conversion
CHAPTER 4. LOW NOISE AMPLIFIER ANALYSIS 59
After substituting expression for Q2, and doing some algebra, we arrive at:
ω20R
2C22 − ω20R2C22R∗ + 1 = 0 (4.54)
Where R∗ = 1/(Gs− 1/R1) is the residual source impedance to match. For the equation to have a real,
positive solution , the following constraints have to be verified
R∗ ≥ 0 (4.55)
ω20C
2
2 (R
∗)2 ≥ 4 (4.56)
R2 ≥ ωTLMins + rnqs2 (4.57)
The physical meaning of equations 4.55 and 4.53 immediately realized looking at the expression for the
inverse of the real part of the admittance synthesized by a series RC branch for variable R. This is
R+
1
ω2C2R
and has a minimum of 2/(ωC) for R = 1/(ωC). This accounts for 4.53. Finally 4.57 accounts for finite
minimum value of inductance realizable in the given technology. It may be re
R2 ≥ I0Q
nVthW (CoxLeff
2(Q(Q+3))
3(Q+2)2 + Col))
+
nVth(Q+ 2)
10Id
Recalling that Cgs2 =W · (CoxLeff 2(Q(Q+3))3(Q+2)2 + Col) = C2,:
−√5
√
C2Id
2n2(−4Lmins + 5C2R22)Vth2) + C2nVth(5IdR2 − 2nVth)
C2n2Vth
2 ≤ Q (4.58)
Q ≤
+
√
5
√
C2Id
2n2(−4Lmins + 5C2R22)Vth2) + C2nVth(5IdR2 − 2nVth)
C2n2Vth
2 (4.59)
Recalling Q =
√
1 + IC − 1 one may state this condition to be equivalent to IC ≤ (Qmax + 1)2 − 1
or finally
Id
I0(Q2max + 2Qmax)
≤ W
L
≤ Id
I0(Q2min + 2Qmin)
(4.60)
So that for any fixed C2, there are a maximum and a minimum allowed aspect ratios. This comes out of
the fact that for any fixed capacitance, increasing Q decreases gm, thus decreasing the input resistance
synthesized by local feedback; while at the same time it increases the non-quasi static contribution.
Finally we need to relate Q to C2 and to channel length L to get a full set of equations. It suffices to
use C2 =
Id
I0Q(Q+2)
(CoxL
2
eff
2(Q(Q+3))
3(Q+2)2 + ColLeff ), or
Leff =
−12ColId − 12ColIdQ− 3ColIdQ2 +
√
3
√
Id(2 +Q)
3
(3Col
2Id(2 +Q) + 8C2CoxI0Q2(3 +Q)
2
)
4CoxIdQ(3 +Q)
2
(4.61)
Constraints 4.55− 4.57 must be imposed when performing noise optimization.
4.7.2 Noise Analysis
Noise analysis of this stage is better performed using classical linear two-port noise theory and generalized
Norton’s theorem. We start finding the expressions for the input-referred noise sources V 1n and I
1
n, of
one of the two sections. The circuit is reported in figure ?? for shorted input. Nodal analysis gives
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H =
jgm1ωL
1
s
1− ω2L1sC1gs + gm1LsP s
≈ jD1/Q1
1 + jD1/Q1
Isc =
Vn
Z1
ω1T
jω0
= IngH + Ind(1−H)
Ioc = Iin
ω1T
jω0
= Ind + Ing
ω1T
jω0
with D1 = 1− rnqsRs . Expression for the input referred noise sources become then
Vn =
jZPω0
ωT
(Ind(1−H) + Ing(H)) (4.62)
In = Ing + Ind
jω0
ωT
(4.63)
and passing to power spectral densities:
x =
ω0
ωT
(4.64)
S(Vn)(ω) = 4KT (R
2
1(1 +Q
2
1))x
2(γgm1
Q21
Q21 +D
2
1
+
δω20C
2
gs
5gm
D21
Q21 +D
2
1
+ 2 | c | D1
Q21 +D
2
1
√
γδ
5
ω0Cgs)(4.65)
S(In)(ω) = 4KT (
δω20C
2
gs
5gm
+
ω20
ω2T
γgm+ 2 | c | ω0
ωT
√
γδ
5
ω0Cgs)(4.66)
Re(Sc)(ω) = 4KT (
Q1(D1 − 1)R1(6C2gsδD1ω20 − 30γQ1gm2x2 + 5Cgs · gm · ω0x(−D1x+Q1))
30gm(D21 +Q
2)
(4.67)
Im(Sc)(ω) = 4KT (Re(Sc))
D1 +Q
2
1
Q1(D1 − 1)(4.68)
Which may be rewritten as:
S(Vn) = 4KT
γQ21 +
δD21x
2
5 + 2D1 | c |
√
γδ
5 x
Q21 · gm1
Q21 + 1
Q21 +D
2
1
(4.69)
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) (4.70)
Im(Sc) =
D1 +Q
2
1
D21 +Q
2
1
x2R1 · gm(δ/5D1 − γQ1 + (−D1x+Q1)
6
) (4.71)
As contributions from N and P branch are uncorrelated, they add in power spectral density, so that
overall PSD is the sum of terms from different branches. Source impedance may now be written as
Zs = Rs(1 +
Qi
Qg
+ jQi), so that noise factor F evaluates to:
F = 1 +
Qi
Qg
+
SV n
4KTRs
+
R2s((1 +
Qi
Qg
)2 +Q2i )Sin
4KTRs
+
Re(Sc(ω0))(1 +
Qi
Qg
)− Im(Sc(ω0)(Qi)
4KT
(4.72)
This equation may be used together with (4.55-4.57) to perform numerical input stage noise optimization
as in [11]. Computations , show that noise factor is minimized when ωPT ≈ ωNT and R1 ≈ R2 = 2Rs.
These results will be used in the next section.
4.8 Distortion
A significant advantage shown by this LNA topology becomes apparent when third order intermodulation
distortion is considered. Current division at the common gate of the transconducting devices acts in
such a way that each device bears roughly of the input current. Supposing the average gate admittance
of each device is as large at that synthesized by a unipolar counterpart, Vgs of each transistor is halved.
As a result, contribution of each transistor to intermodulation distortion decreaser by a factor of about
8 and overall distortion goes down by a factor of 4. As a result, mixer distortion is even more important
over thet total than in the NMOS case.
4.9 Conclusions
In this chapter, a detailed analysis of two different low noise amplifier topologies was performed, covering
in detail problems associated with input matching, noise optimization and distortion. Proposed design
equations were discussed and tested over different design cases. Important conclusions were also drawn
about third order intermodulation distortion. Using Volterra Analysis, an expression for the nonlinear
load due third order intermodulation distortion was derived and analyzed, showing that this contribu-
tion is significant in magnitude, and has complex dependence on detailed mixer sizing. This analysis
represents the quantitative basis for the automated sizing and modeling effort that was developed in the
subsequent chapter.
Chapter 5
Low Noise Amplifier Model
Low Noise Amplifier platform construction is now discussed. First, different analog constraint graphs
used to size the NMOS and the current reuse topology are described, and their effectiveness in LNA
design space exploration is discussed. Problems such as equations accuracy and conservativity are also
faced. Next,problems introduced by LNA-mixer communication are described. Sensitivity analysis is
used to calculate variations introduced in predicted linear response when load capacitance is varied;
simulation is instead used to further demonstrate dependence of nonlinear response on mixer detailed
sizing for a constant input capacitance. Afterwards, a behavioral model which is robust with respect
to these effects is proposed and analyzed, and , finally, system level optimization setup and results are
discussed.
5.1 Analog Constraint Graphs
As stated in the introduction, platform based design relies on Analog Constraint Graphs to reduce the
size of input space I and speed up the convergence of the simulative process. An Analog Constraint
Graph may be operatively seen as a set of equations(which for the graph branches and nodes), and an
algorithm to be used for solving this set of equations. In general, the set of equations presents a number
of unknowns higher than its own cardinality; as a result, some variables will be randomly chosen. As
a result, the portion of circuit design space which is explored depends on the chosen set of equations,
distribution functions and algorithm. As we’ll see, a too tight set of constraints may easily result in
biasing the design space exploration towards unintended zones, while a too weak set of constraints could
not be useful in accelerating the simulation process.
5.1.1 Client Server Process
Before detailing the algorithms used to generate ”valid” circuit configurations, we give an overview of
the characterization process flow. As scheduling an Analog Constraint Graph , at least in principle,
requires a number of equations and disequations to be solved and checked, as well as some random
variable to be generated, the MATLABR environment was envisioned to be well suited to this process.
Actual simulation steps are instead performed on a Linux machine using the OCEAN environment
[19], a proprietary language of CADENCE that allows simulations and data processing to performed
in a batch fashion. Data transfer from MATLAB to Ocean was synchronized using a simple semaforic
mechanism described in [60]. Software implementing these algorithms has been written in collaboration
with F. DBernardinis and F. Vincis,and will be described elewhere([40],[1]).
To minimze characterization time, size of data blocks should be chosen in such a way that time spent
simulating be roughly twice time spent generating configurations, so that, expect for the first latency
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Figure 5.1: First NMOS low noise amplifier ACG
time, characterization process proceeds in pipeline. For very slow ACGs, this condition may be verified
for data packets of as few as 10 elements. Data blocks of such a small size impairs statistical classifier
convergence properties as described in [40], and thus should be avoided. As a result, speed in generating
configurations is a very important metric for an Analog Constraint Graph.
5.1.2 NMOS low noise amplifiers
The first conceived NLNA analog constraint graph is reported in figure 5.1. It tries to impose input
matching and and optimize noise figure of the amplifier using approximate equations and random per-
turbations. Input space for amplifiers characterized by using this ACG is made up of bias current
Id,input transistor channel lenght and gate width Ln andWn, gate and source inductors Lg and Ls, and
load tank passives values, Lload and Cload. Id is chosen first, using a uniform distribution of extrema
IMINd = .5mA and I
MAX
d = 3mA. Once Id is known, device gate width must be chosen. As discussed
in the previous chapter, an optimal value of this parameter exists , such that amplifier noise factor is
minimized for the given current consumption. As observed in [11], this value biases the transistor in the
moderate inversion region. The ACG proceeds then as follows:
1. Transistor channel length is sampled summing to the minimum allowed drawn lenght Lmin of the
process, an exponentially distributed random variable, with mean λ = Lmin/5. Allowing channel
lengths higher than minimum could decrease the gate width necessary to synthesize a given gate
capacitance Cgs, improving linearity at the expense of noise figure
2. For the given current consumption, and using a strong inversion model, the device aspect ratio
corresponding to Vov = Vlim s calculated as
(
W
L
)∗ =
Id(1 + Vov/Vsat)
I0(Vov/(nVth))2
(5.1)
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Where Vsat is a model constant accounting for mobility reduction due to vertical and horizontal
field chosen equal to 1V , I0 = knCox(2.5nV th
2)/2 = 100nA. Vlim is a voltage value taken as the
limit between strong and weak inversion, located around 78mV . Both constant Vlim and random
Vlim schemes were implemented. As explained later, the value of Vlim has a strong influence on
the explored design space, as it controls the average aspect ratio of the transconducting devices
and as a consequence their input capacitance.
3. To avoid restricting excessively the design space, random perturbations are superimposed on the
found value. In particular, transi
4. Put Wn =
W
L · Ln, intrinsic transistor small signal parameters are calculated. For gm numerical
derivative of the interpolative characteristic valid in all operating regions reported reported in [11]
is used. For capacitance Cgs = 2/3CoxWnLn is used. Source degeneration inductance is calculated
to be equal to
Ls = Rs/ωT ·X (5.2)
, with X gaussian random variable uniformly distributed in [. 9;1. 1]. If Ls ≤ LMins , a failure
occurs. This failure is registered in a special variable; and the scheduling process restarts.
5. Gate degeneration inductance Lg is now calculated as
Lg = X1 · ( 1
ω20Cgs
− Ls) (5.3)
, with X1 random variable independent of X and uniformly distributed in [. 9,1. 1]. If Lg > LgMax
occurs, a failure is registered in a special variable(different from the one dedicated to Ls) and
the scheduling process restarts. Inspection of 5.3 immediately reveals the importance of Vlim in
determining the scheduling process failure rate: the higher Vlim, the lower (on the average) Cgs,
the higher Lg.
6. Load is now sized. An equivalent input mixer capacitance Cmixis sampled through an appropriate
distribution(we’ll return later on this point). Load inductor is chosen according to equation 5.4.
Lload = L
min
load +Max((1−X3) · (LLoadmax − LLoadMin), 0) (5.4)
Where LLoadmax and LLoadMin are the maximum and minimum allowed load inductors, and are
statically determined;while X3 is an exponentially distributed random variable with mean . 2.
Notice the importance of the max function, which avoids the negative tails of the exponential
distribution of 1−X3. Choosing a high value of load inductor benefits noise figure and gain; and
this is the reason this distribution privileges so much high value of load inductance.
7. As Cmix and Lload have been chosen independently, the output tank won’resonate at ω0, unless
a linear capacitor of value Clin = (
1
ω20Lload
− Cmix − CLloadsrf − CDevicedb ) is added in parallel. If
Clin ≤ 0 results, a failure is claimed and Load sizing is restarted.
Once this step is completed, only the bias circuit must be sized before the LNA may be be simulated.
5.1.3 Bias Circuit
The bias circuit implemented in [11] for this low noise amplifier is a Wilson cascode current mirror.
Its operating principle is easily explained: referring to 5.2,device M4 creates a negative feedback loop
that forces IM2d = Iext. Resistor R on the other hand, sets the value of cascode bias voltage. Source
nodes of all the devices are tied to a common potential Vs, coinciding with the source potential of the
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Figure 5.2: Bias circuit of the LNA
transconduting device. This choice increases the mirror accuracy by making it insensitive to DC drops
caused by inductors finite quality factors. Supposing (WL )6 = (
W
L )4 = (
W
L )3 = (
W
L )5 = (
W
L )1/10, current
through R will be Iext, leading to a cascode device gate voltage of Vdd−RIext. For the transconducting
device drain node it may then be written VD = VDD−RIext−V Ngs , or R = VDD−VD−V
N
gs
Iext
. Current in M1
on the other hand, will be 10 · Iext. To simplify ACG operation, this circuit has been parametrized in
the CADENCE environment in function of transconducting device sizing, so that all of its parameters
are implicitly set by the ACG. Value of R was chosen equal to .55/Iext, to impose on the drain of the
transconducting device an average voltage of .3V . Although this voltage is higher than that required
for high swing operation, this choice avoids the bias circuit to accidentally put the transconducting
transistor in the triode region as a result of equations inaccuracies.
5.1.4 Results from input space sampling
The Analog Constraint graph described above has been used in different characterization processes,
leading to a deep understanding of its properties. The most critical parameters in the algorithm are the
static bounds imposed on the inductor values Lgmin and L
g
max, and the average overdrive voltage of the
transconducting device Vlim. These parameters are actually related through equation 5.3. In the early
phase of the work, Vlim was chosen deterministically equal to 56mV. To motivate this choice, go back
to consider 5.3. For a maximum gate inductance value of 10nH, minimum Cgs needed to achieve series
resonance at 2.1GHz is about 574fF s. For a minimum length device this value corresponds to an aspect
ratio of about 3126 or a gate width of 540µ. A transistor of such an aspect ratio biased at Vov = 78mV ,
on the other hand,consumes about 4mA of current, higher than the allowed maximum bias. Changing
the overdrive to 56mV gives a static consumption of 2mA, which is exactly the nominal current per
branch reported in [11]. The sheduling algorithm described above generates about ten configurations per
minute, achieving a success rate of about 1:1000. Almost all of the failures reported are due to too high
gate inductance. This is confirmed by analyzed input space samples. An histogram reporting reporting
distribution of Lg for this schedule is reported in figure 5.3. Notice how the distribution is concentrated
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Figure 5.3: Gate(left) and source(right) degeneration inductors distribution after first reported ACG
in proximity of the maximum value of 10nH. Distribution of source degeneration inductors values,
on the other hand, is extremely concentrated around minimum values. When LNA performances are
considered, the proposed algorithm achieves S11 around −12dB, at frequencies dispersed around and an
average of 2GHz with a standard deviation of about 100MHz. Considering the very simple model used,
this is a success. Similar considerations also hold for the output tuning frequency. Interesting results
also regard noise performance. If minimum Noise Figure in the 1.8GHz − 2.2GHz frequency range is
reported versus power dissipation, an hyperbolic relation becomes apparent. Actually, Pd ·NF product
appears a random variable with estimated mean 8 · 10−3 and standard deviation of 2 · 10−4. Noise
Figure minima however averagely appear around 1.8GHz, leading to a significant loss of in-band noise
performance. Recalling from previous chapter that NF , when input stage device alone is considered,
is a function of Qin =
1
ω0CgsRs
only, it is easily understood that this algorithm avergely overestimates
noise-optimal device width by a factor of about 2.1/1.8 = 1.2. To expand the design space exploration
beyond these borders, the scheduling process was modified and a randomly variable Vlim was adopted.
Namely,value of Vlim is now the sample of a uniform random variable, extrema 22mV and180mV . Static
bounds on inductor values were kept the same. In doing this characterization, we mainly expected to
get more information on the Pd · NF product distribution, and on the overdrives effectively allowed
by the bound on inductor feasibility. In order to get this information, Vlim was enclosed in the output
space this time. As Vlim is uniformly sampled right after the bias current and channel length, and as
a failure-free Analog Constraint Graph would leave sampled variables distribution unchanged in the
large numbers limit, observing the distribution of Vlim gives us information about the relative frequency
of failure of inductor sizing equations for different bias voltages. Notice that increasing the overdrive
voltage of the transconducting device not only reduces its input capacitance, requiring higher values of
gate-inductance to achieve series resonance; but it also increases its ωT , so that lower values of source
inductance are needed. So, high Vlim configurations are more likely to encounter failures on both of the
static bounds on the inductors values. The distribution is reported in figure 5.4. As expected, overdrive
values higher than 70mV are seldom accepted by the ACG, while distribution is rather flat for values
below 60mV . Considering now Pd ·NF product, we expected to draw the following information out of
this process:
1. Wether a constant value of Pd ·NFmin product could characterize any bias voltage Vlim
2. If the chosen Vlim of 56mV were the optimal one,i. e. supposing 1 holds, the overdrive with the
lowest possible average value of Pd ·NFmin product
The answer to these two questions is reported in figure 5.5. To make statistical measurements significant,
we actually binned Vlim values into classes. Two classes are seen to give equivalent results, corresponding
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to Vlim ∈ [.03, .04] Vlim ∈ [.04, , .05], while other design classes show inferior noise performance. Also
notice that Pd · NF shows greater variations than for the single-valued Vlim case. This is due to
the lower number of samples per class used in the variable-overdrive design with respect to the single
overdrive case. Results obtained from this class of analog constraint graphs are overall satisfying. The
main problem is in the overestimation of noise-optimal gate width, that results of satisfying NFmin
but of too high NFaverage. Correcting this error is very simple in a design refinement step; moreover,
no serious overestimation of block performance is done when taking minimum noise figure as figure
of merit as opposed to in band average noise figure, as for an hand optimized design this values are
almost coincident( this is true only if the minimum occurs at a frequency close to the nominal operating
frequency, otherwise, degradation due to ω0/ωT term in the expression of F reported in previous chapter
must be accounted for). An alternative Analog Constraint Graph was anyway derived an implemented.
Several reasons drove this effort:
• Notwithstanding what was said above, choosing noise-optimal gate width is the main concern in
designing low-noise amplifiers. As a result, we did not consider r=satisfying results those leading
to an overestimation of these parameters.
• Described Analog Constraint Graph is obtained by means of strong approximations. The first
one regards the expression of Cgs, in which overlap capacitance, intrinsic portion of Cgs bias
point dependence and gate-bulk and gate-drain extrinsic and intrinsic capacitances are completely
neglected. For the chosen operating frequency and techonology, these effects seem to compensate,
resulting in overall quite accurate Lg estimates. This may not happen for any given technology
neither for any application. This is not a satisfying property.
• Noise optimization is based on the observation that noise-optimal device width depends on device
DC current in such a way as to bias it at the edge of weak inversion region. This is true in the
2GHz bandwidth and in the given technology, but certainly is not true in a different scenario.
Although the graph may be recalibrated by choosing an appropriate distribution for Vlim,this
random approach is not intellectually satsfying.
5.1.5 Alternative Analog Constraint Graph
The second Analog Constraint graph proposed is based on the noise-optimization process described in
[5] and in [11], and extended in the previous chapter. It may be described as follows:
1. Bias current and channel lenght values are chosen exactly as in the preceding ACG
2. In order to choose optimal transistor gate width, equation 4.23 and similars are used together with
constraints Ls ≥ LMins and Lg ≤ LMaxg . Due to inavailability of foundry non-quasi static model,
rnqs is set to 0. Drain excess noise factor and transconductance are calculated using the accurate
model described in chapter 2. Gate source small signal capacitance Cgs is instead estimated to be
equal to
Cgs = ColW +
2
3
CoxWLeff (5.5)
The reasons for this choice, that willingly overestimtes the transistor gate-source capacitance,
are well understood in light of the results derived in previous chapter. Due to low inversion
levels in the transconducting device, intrinsic Cgs value is much smaller than predicted from the
strong inversion formula. If gate drain and gate bulk capacitance effects are not considered, this
leads to both an overestimate of real part of impedance synthesized by the input branch and
and to an underestimate of its capacitive admittance. As a result, predicted values of source
inductance are very low, while corresponding gate inductance values are too high. This in turn
impacts noise-optimal gate width, as we noise from the gate inductor is included in the noise
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figure calculation. Equation 5.5 predicts higher values of capacitance and source inductance,
reducing this problems. Effects of inaccuracies on gate inductor value prediction are further
decreased at the simulative level as described below. Due to the complex dependence of small
signal parameters on bias point, an analytical expression for Wopt was not found. Instead, it is
extracted by numerically evaluating the noise factor F ≈ Finput+ ω0LgQ on 100 values of gate width
between Wmin = 1e− 4,Wmax = 1e− 3m. Inaccuracy on optimal gate width due to discretization
evaluates thus to (Wmax − Wmin)/200 = 4.5µ. This is done very efficiently in MATLABR
by using vectorized code. For each point, required values of source and gate inductors Ls and
Lg are calculated using 5.2 and 5.3. Then, gate widths for which unfeasible inductor values
were predicted are discarded, and optimal width is chosen amongst the remaining. If remaining
widths are an empty set, a failure is claimed, and scheduling process restarts from bias current
selection. Scripts implementing the ACG were written keeping in mind application and technolgy
portability besides computational efficiency. As a result, process constants and static bounds on
device widths,inductor values and quality factors and current levels are set using an external script;
an the same holds for technological constants.
3. Load Sizing is performed as in the previously described ACG
5.1.6 Results from input and output space sampling
Theoretical advantages of this analog constraint graph over the previous are immediately understood.
First of all, as an accurate noise optimization process is performed, we expect noise figure minimum
frequency to lie averagely much closer to the nominal operating frequency, without need of hand-tuning
the script. Second, as noise optimization is performed only after feasibility constraints have been imposed
on inductors for all allowed values of gate widths, failures should be greatly reduced, increasing the speed
of configuration generation. These expectations have been only partially confirmed by experiments.
Noise performance is good. Average minimum noise figure frequency averagely lies at 2GHz, so that even
a conservative metric such as average in band NF is in acceptable ranges. Input matching however gives
some problems. Even using 5.5, Ls required to achieve input matching is underestimated. Moreover,
imposing feasibility constraints on the inductors before noise-optimization is performed results in giving
a greater importance to input matching than to noise optimization, so that no S11 − NF tradeoff is
available. This is not a realistic situation, especially when an off-chip duplexer(i. e. present industrial
standard) is used and reflections may be re-adjusted with the use of an external matching network at low
cost. In fact, simulations of designs sized according to this ACG show extremely low S11 values(of the
order of -20dB). When power levels are increased above 6mW however, gm/Cgs ratio of transconducting
devices becomes so high that none of the allowed transistor gate widths accommodates for Ls ≥ LMins =
500pH if minimum channel length is chosen. High levels of bias currents and minimum sized devices are
therefore seldom generated by this algorithm. As channel lengths are almost fixed to the minimum value,
and are chosen before noise optimization and matching constraints are imposed, ACG overall success
rate decreases with this choice. Moreover, this upper limit on power consumption of minimum sized
devices reflects on noise performances. Figure 5.6 reports a plot Noise Figure versus power dissipation
and Channel length distribution versus power dissipation from the last schedule. While the relative
frequency of minimum sized devices decreases while power is increased above the 6mW limit, measured
noise flattens over a 3.2dB level while following a hyperbole-like dependence on power for lower current
drives. To overcome this limitation, input matching must be transformed into a soft constraint, so that
it may be traded off with noise. This can be done by randomly choosing the value of Rs at the beginning
of each execution cycle. Assuming a maximum estimated S11 of −12dB = .25 is tolerated, we get for
the synthesized resistance the bounds
.6 ≤ Rin/Rs ≤ 1.6 (5.6)
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Figure 5.7: Matching resistance versus Noise Figure(Left) and Channel Length versus Power dissipation
in a variable Rs scheme
Lower bound is ignored as in this context it may only worsen things. Characterization has then been
repeated synthesizing input resistances chosen
X ·Rs
with X random variable uniformly distributed in the [1; 1.6] interval.
Results from this schedule are being analyzed in the time of writing. Results appear promising. In fact,
a lower minimum in band average NF is apparent in 5.7 (≈ 3.05dB versus 3.4dB). Also, maximum
current per branch allowing a minimum channel length device to be used has passed from 1.8mA to
2.4mA with a +50% improvement with respect to previous solution.
5.1.7 Accuracy and conservativity of the used sets of equations
To understand what degree of correspondence exists between the estimated device parameters and the
simulated ones, blocks of DC simulations were run. Notice that accuracy is not a major virtue for
an Analog Constraint Graph, as the really important metric is conservativity(i. e. the ACG must be
such that ”good” configurations are not discarded, not that bad configurations are not generated). For
example, the noise-optimization based analog constraint graph where input matching to a constant-value
source resistance is imposed is an example of an accurate and yet not conservative ACG. Conservativity
of an ACG can be ameliorated[?] by transforming equality constraints,i. e. constraints of the kind
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Figure 5.8: Simulated to estimated LNA bias current ratio
f(~x) = 0 and ~x is a vector of input space variables, into noisy-equality constraints, where an error
is willingly introduced in the equation so tha mathematical formulation is changed to f(~x) = n, or
f(~x+ ~N) = 0(here n is a sample of a random variable, while ~N is a k-dimensional random vector, and in
order to get for these expression to be equivalent, ∇f · ~N = n must hold)[40]. Estimating the statistical
properties of the committed errors may be useful for deriving the statistical properties of ~N . In the
case of this NMOS low noise amplifier, degree of accuracy of device small signal parameters has been
analyzed reported in chapter 2;and we only need to understand the errors introduced by the bias circuit
in the DC current imposed to the transconducting device. A plot of this quantity is reported in figure
5.8.
5.2 Current Reuse Amplifiers
5.2.1 Bias circuit
For the current-reuse amplifier, biasing is critical. This is both due to the high number of stacked
transistors, and to the presence of a high impedance node where the two cascode sections are con-
nected ”head to head”. This node must be stabilized through an appropriate common mode feedback
loop;current consumption of this loop adds directly to LNA power consumption and should be kept
minimal. Moreover, decoupling capacitors are needed to give separate DC values to both the gate of
the transconducting NMOS and PMOS, which are shorted at DC. Feedforward bias circuit is a built
of two coupled Sooch Cascode Current Mirror(see figure 5.9) [28], sized for maximum dynamic range.
Notice that the N section of the circuit acts as a reference current for the P section,so that overall
number of branches is minimized while matching between the N and P current is maximized. As in the
N counterpart, source node of all the devices are not tied to ground but to the source of a reference
input device to compensate for DC voltage drops due to inductors finite quality factor. This circuit is
sized exactly as reported in [28], except for the level shifting devices, which have an aspect ratio equal
to 1/6 of that of the common source devices(as opposed to the value of 1/3 reported in [28]) to account
for body effect, and having a conservative level shift. Due to the relatively low output impedance of
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Figure 5.9: Current Reuse Amplifier Bias Circuit
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with worst case polarity(left) and OTA schematic
the loaded amplifier, common mode feedback may be realized by simply adding a current mirror loaded
OTA(see figure 5.10) closed in buffer configuration. The OTA furnishes the mismatch current between
the two sections, so that it has to be biased with ITail ≥ ∆I. Supposing this condition holds, DC voltage
of the common drain point will be given by ∆IGm . To size the OTA, an estimate of the current mismatch
between the two sections is needed. Threshold mismatch dominates errors in the current mirrors. From
a DC perspective, worst case happens when the offsets are such that NMOS branch current drive is
increased, while PMOS branch current drive is decreased. Assuming this configuration, ∆I is found by
small signal analysis to be equal to:
∆I = gmpV
P
io + gmnV
N
io (5.7)
As transistors are averagely biased at the same ωT and same current, gmp ≤ gmn. We may estimate
gm efficiency in 15 for the PMOS amplifier and in 20 for the NMOS amplifier. Substituting these
values, ∆IId = 2(15V
P
io + 20V
N
io )is found. Supposing V
P
io = V
N
io = 2mV , a relative mismatch of 15 %
is found. Assuming a safety factor of 6, OTA tail current was chosen equal to half the main amplifier
DC current. In order to miminize static error from the OTA finite gain, inversion coefficient in the
transconducting pair was set equal to . 5(corresponding to an overdrive voltage of about 60mV ); mirror
devices inversion coefficient is instead set to 10(corresponding to an overdrive voltage of about 140mV ).
Channel lenghts are chosen to be .18µ for both devices to minimize area occupation. Under these
conditions, a gm-efficiency of about 28 may be estimated for the tranconducting devices, and we find
Verr ≈ ∆I283∆I ≈ 10mV is expected, which is tolerable.
For what concerns AC performance, first notice that noise from the OTA acts as a common mode signal,
and has therefore null influence as long as output impedances of the left and right sections of the LNA
are perfectly balanced.
Giving specifications on OTA bandwidth may instead be more controversial. From baseband amplifier
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Figure 5.11: Ratio of estimated LNA bias current to simulated bias current(left), and ratio of mismatch
current to maximum current drive of the common mode feedback OTA
design practice, it is known that common-mode feedback loops should have loop gain higher than one in
the operating bandwidth of the main amplifier. However, one of the most established paradigms in RF
design is that of avoiding to keep any feedback loop active in the GHz range, to avoid poorly modeled
parasitic couplings to increase loop gain and drive the circuit into oscillation, so that actually
ωT ≤ 2pi2.1Grad/sec (5.8)
should be imposed. As OTA current imposed from DC constraints explained above is almost always
low enough that equation 5.8 holds, we do not need to include this last constraint into the CMFB ACG.
The whole bias circuit, including common mode feedback amplifier, is sized using the CADENCE
environment to give a current gain of 10, without thus burdening the NPMOS input space. The accuracy
of the bias circuit is reported in figure 5.11, where ratio of current mismatch to CMFB current drive is
also reported.
5.2.2 Current Reuse Amplifier Analog Constraint Graphs
Due to the higher number of active devices, analog constraint graph of the current reuse amplifier is
unavoidably more complex than the one proposed for the unipolar counterpart. Basic observations
leading its development were reported in the previous chapter, along with [11]: to minimize noise factor,
transition frequencies of the transconducting devices should be approximately equal; moreover , due to
the higher input capacitance of this stage, overdrive voltages allowed are averagely larger. As for the
NMOS counterpart, common gate device gate width and channel length should be kept equal to the
ones of transconducting devices to allow interdigitation. As a result, degrees of freedom in sizing this
circuit are represented by source degeneration inductors LNs and L
P
s , gate tuning inductance Lg,load
parametersLload, Cload and mixer input capacitance Cmix. The ACG of the NPMOS amplifier is reported
in figure 5.12 Scheduling policy may be described as follows:
• Bias current is first sampled as a uniform random variable uniformly distributed in the IMind =
.5mA IMaxd = 2mA range.
Active devices need now to be sized. Suppose for the moment we start from the N branch.
1. N device channel lenght Ln is randomly sampled through an exponential distribution analogous
to the one used in the NMOS amplifier case
2. Vlim is assigned the value of a gaussian random variable of mean V
∗
lim = 80mV and standard
deviation V ∗lim/3. Notice that a higher mean overdrive is used with respect to the N case in
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Figure 5.12: Current Reuse Amplifier Analog Constraint Graph
order to synthesize a larger impedance via local feedback. Standard deviation also is larger, as
noise optimization process for this stage is not as documented as for the unipolar counterpart.
Aspect ratio corresponding to this overdrive voltage and current is calculated using 5.1; a gaussian
perturbation of mean 0 and standard deviation 1/6 is superimposed on this value, so that: (WL )N =
(WL )
∗(1 + N(0, 1/6)). Wn = (WL )N · LN holds. If Wn ≥ WMaxn = 600µ a failure is claimed and
scheduling process restarts. Small signal parameters ωNT , C
N
gs symmetrically to what was done in
the NMOS amplfier case.
3. N-side degeneration inductance value LNs is sampled next. This variable is assumed to be uniformly
distributed between LMins = .5nH and L
Max
s = 5nH.
4. P-side transconducting device is now sized. In order to ensure that for any given Vlim E(ω
P
T ) =
E(ωNT ) holds, a value V
′
lim = Vlim ·N(1/3, 1/2) is sampled, and (WL )∗P is then determined by using
equation 5.1. If corresponding Wp ≥ WMaxp = 600µ, a failure is claimed. P-device small signal
parameters are next calculated.
5. DC bias decoupling capacitors are sized next. Their values are taken as
Ci = Min(10 · Cigs, 5pF ) (5.9)
6. Remaining degenaration inductor LPs is sized next. Its value is uniquely determined by the chosen
parameters to be
Lsp =
−b+√b2 − 4a · c
2a
(5.10)
a = a1 − a2 (5.11)
b = b1 − b2 (5.12)
c = c1 − c2 (5.13)
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Figure 5.13: Distribution of source(first and second from the right) and gate(left) inductor values gen-
erated by ”naive” NPMOS Analog Constraint Graph.
where parameters a1, a2, b1, b2, c1, c2 are defined in the appendix. This equation considers the
effect of decoupling capacitors, transistor capacitances and finite quality factor of gate and source
inductors(assumed equal). If 5.10 returns a complex value, or a value less than the minimum
feasible inductance value, a failure is claimed, and sizing of the input pair restarts.
As one of the degeneration inductors is randomly sampled, while the other is determined solving an
equation, an apparent source of bias is introduced. To overcome this cycle, an inner cycle alternates
sampled inductors(i. e. on odd-numbered ACG invocations, N-side degeneration inductor is sized first;
on even-numbered invocations P-side degeneration inductor is sized first).
1. Gate tuning inductance Lg is calcultated as
Lg =
Im(Zi)
ω0
δ (5.14)
where Zi is the impedance see between the common gate of the transconducting devices and
ground, while δ is a corrective factor determined through simulation and equal to . 6 in the given
techonology.
2. Load is sized as described for the NMOS amplifier
Configurations generated by this ACG show an increased average source inductance value, together with
a decrease in the mean gate inductance(5.13). The Pd · NF product appears to be less flat than for
the NMOS case, while mantaining an hyperbolic envelope(5.14). Source inductance distribution show
the expected symmetry. The main drawback of this analog constraint graph is its very high failure
rate. Averagely 1 configuration per minute is generated. This is a significant penalty, as time spent
in generating a configuration becomes almost as high as time spent in evaluating its performances.
A different Analog Constraint Graph was then conceived to overcome the problem. Simplified input
matching equations reported in chapter 4 were used in the way reported below.
1. Drain Current is sampled as usual
2. One side of the amplifier is sized. In particular, channel lenght is first chosn to be equal to
Lmin(1 +X1) where X1 is an exponential random variable of mean 1/9
3. Inversion coefficient IC1 of active device is randomly sampled from a variable uniformly distributed
in [.5, 10]. In terms of overdrive voltage this is equivalent to stating that Vov lies between 16.7mV
and 130mV (althuogh it is not uniformly distributed).
4. Device gate width is obtained as W1 =
Id
I0IC1
L1 . Small signal parameters of device M1 are then
calculated using the accurate model described in chapter 2.
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Figure 5.14: PdNF plot for NPMOS amplfier configurations generated by this analog constraint graph
5. Corresponding degeneration inductor is randomly sampled according to
L1s = L
Min
s (1 +X1)
. Branch input admittance is calculated using the complete formula 4.1. For narrowband operation,
this impedance may be represented by a parallel R− C branch.
6. Capacitance of the remaining branch is then sampled. Code implementation is such that CNCP ∈
N(3, 1/2), so that E{ωNT } = E{ωPT } if E{Ln} = E{Lp}. As total capacitance is now known, gate
inductance Lg is derived using 4.51. If Lg ≥ LMaxg a failure occurs and process restarts.
7. Input equivalent conductance Gs is calculated using 4.52. If 4.53 does not hold for this value of R2,
a failure is claimed, and process restarts. Otherwise, minimum and maximum allowed inversion
coefficients are calculated using 4.58-4.59. Inversion coefficient of the transconducting device is
chosen uniformly distributed between these two extrema.
8. LP is finally calculated. If LP ≤ Lmin = .18µ ‖ LP ≥ LMax = .35µ, a failure is claimed and
process restarts from the very the first step.
Theoretically,this ACG offers a great advantage over the one described above, as conditions for input
matching that may be tested after only one device has been sized have been developed, allowing to stop
the scheduling process much earlier. This ACG produces almost 200 configurations per minute on a
1GHzPentium3 machine. Its potentialities still need to be verified in a real schedule.
5.3 Conclusions
In the preceding subsections, Analog Constraint Graphs describing the design process for NMOS and
NPMOS LNAs were discussed together with their scheduling policies. Results obtained by different
Analog Constraint graphs for each topology are reported in table 5.1. Parameter named ”Explored to
Total Space size ratio” is measured using a MonteCarlo approach as descirbed in [1], and is a measure of
ACG effectiveness in reducing design space size. Parameters Configurations/Minute is a measure of the
speed of the algorithm in generating valid configurations, as measured on a 1GHz clock,256MbRAM
personal computer. It is not reported for the advanced NP ACG as it has not yet been tested.
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Topology ACG Explored to Total
Space size ratio
Configurations/Minute
NMOS ”Naive” 10−4 30
NMOS Noise Optimized ,
Fixed Rs
10−6 100
NMOS Noise Optimized ,
variable Rs
10−5 120
NPMOS ”Naive” 10−6 3
NPMOS Advanced ? 200
Table 5.1: Summary of performances of tested ACGs
Input stage design was mainly considered. In particular, it was demonstrated that if noise optimization
is performed after that input matching to a fixed 25Ω impedance and inductor feasability bounds are
imposed, a bias is introduced in the design space exploration process, because of neglected gate-shunting
capacitive effects, and of unrealistic overestimation of importance of achieving a good input match with
respet to optimizing noise performance. When capacitive effects are considered and matching to a
randomly variable resistance source is imposed , noise optimization becomes feasible. For the current
reuse Amplifier, direct noise optimization algorithms were not implemented. Instead, focus was on
the development of an efficient Analog Constraint Graph, which corresponds to the second reported
ACG. Tests performed in the preceding chapter on portability of equation set on different operating
frequencies let hope this set of equations and scheduling strategy may reused almost unchanged when
the application is changed. Representation assumed for mixer input branch in sizing the output tank
of the LNA was a pure capacitance Cmix. As discussed in the following sections , this is an accurate
representation only when linear response is considered.
5.4 Communication problems
Behavioral modeling efforts reported in literature up to present represent circuits as arbitrarily connected
black-boxes,completely neglecting linear or nonlinear effects deriving from the physical connection of
these blocks. Any automated system-level design effort, however, needs these effects to be addressed.
For cascaded clocks,[39] suggests to treat this class of effects by including a parametrized model of the
load block in the driver. Called ~λ |driver, ~λ |load this interface modeling parameter, platform instances
are labeled connectable iff f(~λ |driver, ~λ |load) = 0 holds, where f is a function describing interface
characteristics. In the present case , it has been shown in the previous chapter that for small signal
analysis, mixer topology reported in [2] may be modeled as a parallel RC network, where
R =
1
ω0Cgd(Re(G))
(5.15)
C = CNgg + C
P
gg + Cgd(1− Re(G)) (5.16)
For well-designed circuit instances, R ≈ 2kΩ, C ≈ .5pF . However, values of R and C depend on detailed
circuit sizing through the nominal capacitance values and the parameterG =
gmn+gmp
gmsp+gmsp+jω0(CNdb+C
p
db
+Csp
sb
.
Substituting a mixer instance with a different one results in variations in R and C, and thus in variations
in the linear response of driving low noise amplifier. To estimate these variations, we make again use
of sensitivity analysis. Supposing to model the LNA output load as a second order bandpass section,
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Z(ω) = R0
jω
Qω0
1−(ω/ω0)2+jω/(ω0Q) , this results in
S|Z|ω0 =
Q2(−1 + x4)
(x2 +Q2(−1 + x2)2) (5.17)
S
|Z|
Q = −Q2
(−1 + x2)2
x2 +Q2(−1 + x2)2 (5.18)
S
|Z|
R0
= 1 (5.19)
Both these quantities depend on the value of x = ωω0 and Q and evaluate to 0 when x=1. This is
reasonable because this value coresponds to signal frequency equal to tank resonant frequency , so
that first order variations are null. To get significative estimates, we refer to Q=6,x=1. 03, which
corresponds to having a load nominally tuned at f = 2.11GHz and incoming signal at 2.17GHz(signal
and load nominal resonating frequencies are at opposite ends of the UMTS downlink spectrum). In this
circumstances, we find S
|Z|
ω0 = −3.9,S|Z|Q = −.1. Now, notice that actually mixer input capacitance only
contribute a fraction of total tank capacitance, as ,in the worst case, at least device parasitic capacitance
loads the output node. In all other cases, a linear capacitance Clin is connected in parallel to Cmix, so
that Ctot = Cp +Clin +Cmix = 1/(ω
2
0Lload). Then , neglecting variations of frequency response due to
variations in Q, ∆ZZ ≈ −1.5∆CtotCtot . Morevore, for a mixer input resistance of 2kΩ, and a tank parallel
resitance of 400Ω, we may evaluate the sensitivity of Rtot = Rtank ‖ RMix to be
SRmixRtot =
Rmix
Rmix +Rtank
≈ .16
. Consider now the relation between Rmix and Cmix. For the design discussed in chapter 4, tail
capacitance C of the switching pairs is mainly due to switching devices self loading source bulk parasitic.
Substituing values in reported in chapter 4, C ≈ 600fF and ωC ≈ 30Grad/s are found ,so that at the
operating frequncy gain form gate to drain of mixer input devices has a phase shift of -24 degrees. This
phase shift leads to a Miller capacitive to resistive admittance ratio of (1 + cos (.4))/(sin (.4)) = 4.3.
Ratio of Miller capacitance to total input capacitance on the hand is readily expressed for a sinle device
as
CR =
(Cgd)(1− Re(G))
Cgs + Cgb + Cgd(1− Re(G)) =
(1− Re(G))CoxLmin/4
CoxLmin/4 + 2/3CoxLmin/2 + 1/9CoxLmin/2 + (1− Re(G))CoxLmin/4 ≈
1
1 + 2.5/(1− ReG) ≈ .5
Where input stage devices were assumed to be minimum sized, so that Leff ≈ Ldrawn/2 holds. We may
therefore approximate Rmix ≈ 9ω0Cmix . This is a pessimistic estimate in case transconductiong devices
have a channel lenght grater than the minimum, as in that case CR ≤ .5. Variations in gain when
different mixer configurations are connected to a same LNA may at this point be calculated to be
∆G
G
= −.16∆Cmix
Cmix
− 1.5∆Cmix +∆Clin
Ctot
(5.20)
From 5.20 we see that variatios in LNA gain due to output tank resonant frequency variations with mixer
capacitance evaluate to 0 if shunt linear capacitance is varied in such a way as to hold total capacitance
constant. This is not true for variations in resistive load. Although this is a low-sensitivity parameter
it may experience very large variations,limiting final gain accuracy. To maximize this accuracy, mixer
input capacitance and linear resistance can be measured through simulations, defining thus interface
composition condition as
RAmix = R
B
mix (5.21)
CAmix + C
A
lin = C
B
mix + C
B
lin (5.22)
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Where ∆R is a constant ideally equal to 0, controlling allowed resistance mismatch. Although able to
guarantee the highest accuaracy, this interafce composition rule was not used. The main reason for
this choice is in the low sensitivity with respect to Rmix value that was proven above. The worst case
estimated value is sow low that, if resistive mismatch is allowed to contribute half the total allowed
gain accuracy of 10%, i. e. 5% , ±15% relative error on Rmix is tolerable. Actually, this error estimate
may be very pessimistic. It is easy to obtain this conclusion looking back at the way this worst-case
analysis was performed. Sensitivity to Rmix is in fact the higher the lower is Rmix itself. On the other
hand, the linear approximation which is the basis of sensitivity analysis itself is much more accurate
for downwards variations of Rmix than for upward ones. Variations in this sense happen the more
rarely, the lower the chosen initial resistance value. These looser accuracy constraints naturally lend
themselves to analytical modeling rather than parameter value extraction from simulation. Mixer input
capacitance, on the other hand has shown in the example above a 1. 5 sensitivity. This value results in
a ±1.6% required accuracy. This value cannot be obtained analytically,so it must be extracted through
simulation. Proposed interface composition rule is finally expressed mathematically as follows:
CLNAmix + C
LNA
lin ≥ CMixermix (5.23)
To reduce error due to resistance variations, ∆GainGain =
Rtank
Rtank+ ˆRMix
∆( ˆRmix)/ ˆRmix is estimated and
used to correct the maximum gain value with ˆRmix =
1
ω0Cgd
(1 − Im)(G) is the estimated mixer input
resistance. Next, consider the effect of the described communication problems on low-noise-amplifier
nonlinear response. Suppose for the moment that distortion contribution due to nonlinearity in the gate
capacitances is minimized by enforcing CggN = CggP , ICn = ICp. Second order derivative of mixer
input capacitance may then be written recalling 4.46 as
Cgdo
gmN3 + gm
P
3 + gm
SP
3 ∗G3
gmSPn
+ Cdb2 ≈
Cmix
4
gmN3 + gm
P
3 + gm
SP
3 ∗G3
gmSPn
+ Cdb2
So that even for a constant input capacitance,when bias point of either switching pairs, or transconductor
is changed, this term will change. Simulation and analytical results show that variations of the order
of 100% may be expected. As the contribution of interface has been proven using 4.46 to be dominant
in real low-noise amplifier designs, results that even imposing the interface composition rule derived for
linear response distortion will vary.
5.5 Interface Model
To cope with the problem of modeling nonlinear interface effects in a way that is robust with respect to
variations in the load mixer itself, we make the following observation: we are not interesting in modeling
distortion on evey single node of the receiver chain, but only in predicting signal to noise plus distortion
ratio at the output of the whole receiver. If distortion from the interface were for example considered to
be an effect due to the Mixer, rather than due to the LNA, it would be reasonable for a behavioral model
accounting for it only at the output of the mixer itself. In order to better understand this, consider
figure 5.15. We may model the cascade of Low Noise Amplifier, Load Tank and Mixer as a nonlinear
transconductor cascaded with a nonlinear load further cascaded with a nonlinear gain stage(Frequency
conversion is implicit in the mixer model). If we assume each nonlinear source to be representable by a
third polynomial y = a1V + a3V
3, overall distortion is expressed as:
D = V 3rf (a3LNAa1Loada1Mixer + (a1LNAa1Load)
3(a3Loada1Loada1Mixer + a3Mixer )))
Now, recall that under the linear block composition rule, a1LNA and a1Load are constant with a 10 %
accuracy. If we further suppose a3LNA to be also constant and a3Load = a
Mixer
3Load
+ aSelfLoading3Load
D = V 3rf (a
′
3LNAa1Mixer + (a
′
1LNA)
3a
′
3Mixer ) (5.24)
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Figure 5.15: LNA-Mixer cascade connection highlithing different contributions to overall nonlinearity:
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Figure 5.16: System equivalent to the one in figure 5.15 for total intermodulation distortion calculation:
number of nonlinear geenrators has decreased to two, with coefficients given by 5.24
Where a
′
3LNA = a3LNAa1Load+a
SelfLoading
3Load
a1Load , a
′
1LNA = a1LNAa1Load , a
′
3Mixer = (a
Mixer
3Load
a1Loada1Mixer+
a3Mixer ). Equation 5.24 tells us that if linear response composition rule is enforced, then distortion at the
output node is equivalent to that generated by an LNA closed on a perfectly linear load, connected to
a mixer of nonlinearity augmented by a term aMixer3Load a1Loada1Mixer . This system is shown in figure 5.16.
Obviously, intermodulation distortion at LNA-Mixer interconnection node has become an unobservable
quantity. Now, take a deeper look at a
′
3Mixer . The term a3Mixer , intuitively due to nonlinearities in
switching pairs and transconducting devices, must be more operatingly defined. Consider then a Mixer
instance driven by two sinusoidal inputs of amplitudes A1 and A2, with A1 À A2 and frequencies f2, f1
such that 2f1 − f2 − fLO = 1MHz. Further assume that these inputs are applied to the mixer through
ideal voltage sources with zero series resistance. Called AIM the amplitude of mixer output spectrum
at 1MHz, we may define a3Mixer as
a3Mixer ≡
AIM
A21A2
(5.25)
. a
′
3Mixer on the other hand may be defined considering the same mixer, driven by a current source
with output impedance Zo such that Zo ‖ ZMixin = aLoad1 . Current source I0 drives the mixer with
two sinusoidal tones at the same frequencies f1 and f2 used in a3Mixer measurement, and of amplitudes
I1 = A1/a1Load(f1), I2 = A2/a1Load(f2). Under these circumstances, call A
′
IM the amplitude of mixer
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output spectrum at 1MHz, and define
a
′
3Mixer ≡
A
′
IM
A21A2
(5.26)
. The difference in these two terms is mixer input referred contribution of Low Noise Amplifier nonlinear
load aMixer3Load a1Loada1Mixer . Notice that it is made of terms depending only on mixer instance detailed
sizing except for a1Load , which is mostly determined by low-noise amplifier load inductance. To avoid
introducing an additional interface composition rule, we may use 5.24, and arrive at
a
′
3Mixer (a1Load) = a3Mixer +
a
′
3Mixer − a3Mixer
a∗1Load
a1Load (5.27)
So that given a Low-Noise Amplifier instance and a Mixer Instance such that rule of composition 5.23
holds, we only need to know the values of a3Mixer and a
′
3Mixer for a given value a
∗
1Load
of tank impedance,
as well as the value of Low Noise Amplifier instance loaded impedance a1Load to calculate a
′
3Mixer . Now,
refer to the low-noise amplifier. We suppose it is driven by a voltage source with internal resistance
equal to Rantenna = 50Ω. Consider first linear response. Then, called icasco the common gate-device
intrinsic drain current, a1LNA ≡ iout/Vs, while a1Load ≡ Vout/iout where Vs is the value of LNA input
voltage, assumed small enough for nonlinear terms to be negligible. For a two-tone large signal input,
characterized by frequencies f1, f2 and by amplitudes A1, A2, call i
IM
out the value of common gate device
intrinsic drain-current at f = 2f1 − f2,IIMlna the common gate device drain current at f = 2f1 − f2 and
define
a3LNA ≡
iIMout
A21A2
aLNA3Load ≡
IIMlna
A21A2
Measuring these quantities requests accessing devices internal nodes, which is an unpractical task. A
much more simple and accurate approach consists in directly measuring a
′
3LNA which under the same
test circumstances, evaluates to
a
′
3LNA ≡
V IMout
A21A2
(5.28)
This completes the definition of interface model. Summarizing, the model is made up of the interface
composition rule 5.23, and the strategy chosen to measure a
′
3LNA and a
′
3Mixer . The model is based
on including the contributions of load nonlinear portion into the mixer nonlinear response itself. In-
termodulation distortion due to nonlinear load is therefore ”saved” and added at the output of whole
front-end. This makes intermodulation distortion predictions at the LNA-Mixer connection node inaccu-
rate ”by construction” while allows good accuracy to be obtained on overall intermodulation distortion
prediction.
5.6 Low Noise Amplifier Linear and Nonlinear response model
In the previous equations, we have considered quantities a1LNA , a1Mixer , a3Mixer , a3LNA to be frequency
independent. This is not the case in practice, as UMTS performance tests involve input tones with
freqeuncies ranging from 1. 9 to 2. 2GHz. Models for the frequency dependence of Low Noise Am-
plifier linear and nonlinear response need now to be evaluated. As mentioned in chapter 2, behavioral
models investigated in this work have a filter-memoryless nonlinearity-filter structure. This structure
was investigated as a lower number of parameters is required to model the linear response of a system
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Figure 5.17: Measurement setup for a3Mix
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with respect to separate kernel measurement and identification. This obviously comes at the expense
of accuracy. Consider first the quantities governing the linear LNA response, a1LNA , a
′
1LNA and a1Load .
Both from simulation and from the treatment developed in chapter 4, we know that a1LNA may be well
approximated by the cascade of an underdamped secind order low-pass filter(the quality factor of this
filter is the quantity QL = 1/(ω0CgsRs) defined in chapter 4, which usually evaluates to 5-6)resonating
at angular frequency ωr, and a first order low-pass filter representing common gate device current gain
which has bandwidth equal to the ωC defined in chapter 4. As usually ω0 ¿ ωC this second component
may be neglected without significantly degrading accuray. Overall current response is therefore esti-
mated of the form 11−(ω0/ωr)2+jω0/(Q·ωr . Peak of the response is located at ωpeak = ωr
√
1− 1Q2 ≈ ωr,
theoretically exactly at the operating frequency, and approximately evaluates to Q. Notice that this
representation does not include the effects of the zero due to the overlap gate-drain capacitance, neither
the effects of capacitive components shunting transconducting device gate to ground. It is probably
because of these effects that LNA response, under certain circumstances, deviates from the behavior
predicted by theory, exhibiting a notch. Conditions under which this happens were not well understood,
however this event presents with nonegligible frequency, and avoids the aforementioned representation
which, being physically based, looks appealing, to be usable. A much better conditioned problem is
that of modeling the output tank response. From circuit analysis this response is found to be
Z(ω) =
jωL+RL
1− LCω2 + jRCω
For the frequency range of interest however, term R in the numerator may be neglected, and load
response is well approximated by a second order band-pass function. Similar considerations also hold
for the overall voltage gain a
′
1LNA . Defined QZ , Az, fZ and QV , AV , fV the quality factor, maximum
maximum absolute value and tuning frequency respectively of the LNA output impedance and voltage
gain, accurate representations of linear response have been found to be:
• The cascade of a bandpass filter with unity gain, a memoryless block of gain Av and a second
filter. Both filters have tuning frequency fV and quality factor .7 ·QV as reported in [64].
• The cascade of a bandpass filter of tuning frequency fV and quality factor QV , either preceding
or following a memoryless gain block.
• The cascade of a second order high pass filter wih frequency response
H(ω) =
1− ( ωωZ )2 + j ωωZQZ
1− ( ωωV )2 + j ωωV QV
, a memoryless block with AVAZ and a secondo order bandpass filter ection with frequency response
H
′
(ω) =
AZj
ω
ωZ
1−( ω
ωZ
)2+j ω
ωZ QZ
For each of the aforementioned models, a parameter extraction routine was conceived and implemeted
in order to extract O-space parameter from simualtion data.Accuracy in predicting linear response
was better than 5% for all of these models. The situation becomes more complicated when non-
linearitities are considered as well. The are introduced in the model by turning aforentioned mem-
oryless linear blocks into memoryless nonlinear blocks. This happens as frequency dependance of
Third Volterra Kernel is related to input and output filter frequency response by H3(ω1, ω2, ω3) =
k3H1(ω1)H1(ω2)H1(ω3)H2(ω1 + ω2 + ω3). Accuracy of these representations were compared for both
both LNA topologies, both for a sizing exhibiting a gain of 6 and for a sizing exhibiting a gain of 20.
Best representation for a LNA loaded by an RC block was found to be constituted by a memoryless
block followed by a second order banpass section with Q = QV , f0 = fV . If the LNA is instead loaded by
a complete mixer1, a filter-noninearity filter with parameters values assigned as discussed in the point 1
1Simulations in this case were taken considering the LO signal off
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Figure 5.19: Example of model accuracy for linear(left) and nonlinear response when a load mixer is
fixed
above is instead more indicated. Figure 5.19 reports results of the comparisons between SPECTRER
for what concerns linear and noninear response.
5.7 Platform Implementation
Different characterization processes were run, in order to test the validity of proposed models over a
set of configurations as wide as possible. At the time of writing definitive results however are still
lacking. Here we report some additional details, such as input and output space detailed definintion,
and strategies used at the simulation level to achieve accurate input and output tuning. Latest available
performance models were built buil using the noise optimized ACG with fixed source resistance for
the NMOS amplifier, and the ”naive” analog constraint graph for the NPMOS amplfier. Distortion is
measured in the current domain, measuring total current flowing into the LNA load, constituted by the
parallel connection of a mixer sized according to the ACG described in [1], and a linear capacitor and
inductor. As a result, a whole 19 elements row vector describing mixer sizing is included as part of
the LNA input space, which is summarized in tables 5.8. Targeted behavioral model has the high-pass
filter/nonlinearity/band-pass filter structure described above; noise is propagated on a separate channel
from signal by using Friis’s formula. Low-Noise amplifier platform output space is then summarized in
table 5.7, where parameters are cited together with their measurements strategy. During configuration
generation process, capacitance of the generated mixer configuration is estimated using equation 5.16
and the advanced compact model described in chapter 3. This estimate is used to size LNA output
load tank, but has not sufficient accuracy to be used when enforcing interface composition rule. As a
result, at the begining of each performance evaluation step, an AC analysis is used to directly measure
mixer input admittance and device parasitic capacitanceCdb. Linear capacitor Cload is then resized to
guarantee output tank tuning at 2. 1GHz. If the required value of Cload is negative, Cload = C
Min
load = 1aF
is used 2. In the same step, reactance Xi of impedance seen looking to the right of transconducting
device is also measured and value of is adjusted so that Lg = Xi/ω0
3Resulting distributions ofo input
and output tuning frequencies are shown in figure 5.20. Output space parameters measurement is then
2This extremely small value is used instead of zero to avoid simualtor warnings)
3Notice that if estimated values of Lg are compared to values after this tuning step, the latter ones averagely appear
to be almost half as large as the former, confirmning the results from analisys in chapter 4.
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Figure 5.20: Distribution of Input and Output Tuning frequencies for NPMOS Low Noise Amplifier
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Figure 5.21: Mixer input capacitance versus gain for NMOS(left)and NPMOS(right) low noise amplfiers
performed. O -space elements for the Low Noise Amplifiers are reported in table 5.7. Notice that in
bandwidth average noise figure is used as noise metric,while intermodulation distortion is measured
using the same input frequencies as reported in [2] in order to maximize accuracy when the same tests
are performed. Distribution of measured intermodulation distortion values is instead reported in figure
5.21 against gain of the amplifier. Area is instead estimated by approximating total LNA area with
inductors area, which is calculated using equation 3.5. Figure 5.22 reports area values for instances of
the NMOS amplifier(blue) and NPMOS amplifiers. Finally, Cmix has to be included in the output space
in order to enforce 5.23. Characterization process characteristic times are of the order of 3 to five days
simulation on SunULTRA − 60 workstation. The process of building the platform is inherently time
consuming, so that errors in the ACG generation and O -space parameters selection process have a high
cost in terms of design time. This unfavorable situation is made worse by some form of characteristic
Performance Input Signals
Gain f1 = 2.101GHz, −30dBm
IM2 f1 = 1.965GHz, −33dBm;
f2 = 1.964GHz, −33dBm
IM3 f1 = 2.0325GHz, −40dBm;
f2 = 1.964GHz, −30dBm
Table 5.2: UMTS tests.
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Figure 5.22: Estimated die area occupation for NMOS(right) and NPMOS(left) amplifier
Performance Optimal NN1 NN2 NN3
Gain(dB) 35. 48 35. 49 32. 9 35. 6
Power(mW ) 13. 5 13. 5 15 15. 8
IIP2(dBm) 70 70 47 69. 5
IIP3(dBm) -3. 1 -3. 1 -4 -3. 8
NF 7. 04 7. 04 7. 27 6. 8
NFmin 7. 16 7. 16 6. 72 7. 16
Table 5.3: Performance of optimal receiver configuration and nearest neighbors.
Performance Optimal NN1 NN2 NN3
Gain(dB) 27 27 27. 8 27. 2
Power(mW ) 6. 4 6. 4 9. 9 8. 5
NF 3. 5 3. 5 3. 1 3. 3
f0(GHz) 2. 08 2. 08 2. 08 2. 07
Topology N-LNA N-LNA N-LNA N-LNA
Table 5.4: Performance of LNA corresponding to optimal receiver configuration and nearest neighbors.
data structure of RF systems. Both for the LNA and the Mixer([1]), the software for output space
interpolation and regression had numerous convergence problems ([40]), so that all but a few attempted
characterizations stopped after their maximum number of iterations had been reached. Such a behavior
was not reported for example in [63], where the same methodology was applied to baseband sections
charaterization.
5.8 Model Accuracy
In order to test the proposed solution on a class of circuit instances as wide as possible, comparison
of proposed behavioral model to SPECTRERF transistor level simulator was undertaken on over 200
LNA-Mixer pairs automatically chosen from the respective performance models according to equation
5.23. Input signals were chosen according to [2], and are reported in 5.2. Mixer model is described in
[1]. The results are summarized in table 5.6. A few comments are necessary. First,tested behavioral
model did not include resistive mismatch effects compensation described in this chapter. Then notice
that accuracy on IM2Mixer is significantly lower than what could be estimated from sensitivity analysis.
Actualy, simulator numerical convergence problems may be blamed for this mismatch.
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Performance Optimal NN1 NN2 NN3
CG(dB) 8. 62 8. 62 12 6. 23
Power(mW ) 7. 22 7. 22 8 8. 5
IIP2(dBm) 94 94 75 71
IIP3(dBm) 12. 8 12. 8 7. 9 12. 1
IRN(nV/sqrt(Hz)) 5. 16 5. 16 4 6. 75
Table 5.5: Performance of mixer corresponding to optimal receiver configuration and nearest neighbors.
5.9 System Level Optimization
5.9.1 Output Space Interpolation
Before introducing system optimization, a further insight on output space interpolation is needed. As
briefly described in the introduction, Platform Based Design relies on the use of a statistical classifier(
in [56] a Support Vector Machine) to estimate the perfomance model P from simulation data and
reduce the number of simulations needed to complete a characterization process. There is therefore a
difference between the estimated O space(i. e. the set of configurations labeled feasible by the statistical
classifier), and the simulated O-space(i. e. the set of N -uples of output space parameters obtained from
direct simulation of the configurations generated through the ACG). Figure 5.23 reports a projection
of the estimated O-space on the Pd − NF plane. Crosses(unfortunately not well visible), correspond
to simulated points, while coloured zones must be interpreted according to the colorbar reported at the
extreme right of 5.23: Red zones correspond to regions most probably feasible; Blue regions on the other
hand, to regions least probably feasible. The effect of this estimation process may also be seen as an
extension of the simulated O -space to reasonanly feasible results, so that a more efficient exploration is
performed. This enlarged design space is used in the optimization phase to generate platform instances
to be evaluated.
5.9.2 Optimazion
As a final step, system level optimization of a receiver platform built joining Low Noise Amplifier and
Mixer platform according to 5.23 was performed. Receiver architecture is basically the same as the
one reported in [2], with the difference that in that case, a capacitive divider was used at the interface
between LNA and Mixer to lower LNA gain and thus reduce mixer distortion, while in this work, the
capacitive divider was removed in order to explore the possibilities of LNA-Mixer co-design offered by
the platform paradigm. Due to the non-convexity properties of the optimization domain, a stochastic
algorithm derived from simulated annealing was used. Goal of the optimization process may be stated as
Performance ±1dB ±2dB ±3dB ±6dB ±10dB
LNA out @2.101GHz 57% 93% 99% 100% 100%
LNA out @1.965GHz 56% 88% 98% 100% 100%
LNA out @1.964GHz 55% 88% 98% 100% 100%
LNA out IM3 @2.101GHz 5% 11% 21% 44% 65%
Mixer out 1MHz 72% 99% 99% 100% 100%
Mixer out IM2 @1MHz 10% 24% 36% 65% 89%
Mixer out IM3 @1MHz 15% 24% 39% 80% 96%
Table 5.6: Comparison between receiver behavioural model and schematic simulator. Each column
shows the number of samples providing an error lower than the reported one.
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Parameter Analysis
GLNA, Q, f0 AC 1GHz → 3GHz
NF noise 1.5GHz → 2.5GHz
IM3 PSS @f1 = 2.03GHz, Vin1 = −40dBm;
PAC @f2 = 1.961GHz, Vin2 = −30dBm
CMix AC 1GHz → 3GHz
Zmax, f
Z
0 , QZ AC 1GHz → 3GHz
Table 5.7: LNA performance measurements setup.
NMOS Wn Ln Lg Ls Id LLoad CLoad Vio ~kMixer
NPMOS Wn Ln Wp Lp L
P
s L
N
s Lg Id LLoad CLoad V
N
io V
P
io
~kMixer
Table 5.8: Summary of circuit Input Space parameters
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Figure 5.23: Projection on the Pd −NF plane of the performance model of an N-MOS LNA . Crosses
represent simulated points; regions labeled mosty probably feasible are coloured red, while regions
labeled least probably feasible are in blue.
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minimizing a weghted sum of die area consumption and power dissipation of the receiver, while ensuring
compliance to UMTS standard. This condition is summarized by equations (2.38-2.39) . At the same
time, Gain should be kept as close as possible to the nominal value of 31dB reported in [2], in order to
ensure compatibilty with the baseband sections. We now describe a step of the optimization algorithm,
considering this pure Simulated Annealing. The detailed description of the peculariaties of the used
algorithm and of its implementation may be found in [40] or in [43]. At execution step N,define then
quantities Tn, C
∗, x∗,~a as lattice temperature,current accepted cost, current accepted configuration,
variance vector. Algorithm flows as follows.
1. LNA and Mixer instances are generated randomly using respective performance models. This
consists in generating a random perturbation vector ∆C by sampling a vector random variable
with variance ~σ = ~aTn and adding it to the current optimal configuration C
∗. At this step, N and
NPMOS Low Noise Amplifiers are undistinguishable, being represented by homogeneous sets of
vectors of their O -space.
2. Performances of the receiver are evaluated by using the UMTS tests described in [2]. Receiver
IIP2,IIP3,Power Dissipation, Area,Gain and Noise Figure are calculated according to
.G |dB= V Gainu |dBm +30 (5.29)
IIP2 |dBm= V IM2−1MHzu |dBm −G |dB (5.30)
IIP3 |dBm= V IM3in +
V IM3−1MHzu |dBm − V Linu |dBm
2
(5.31)
NF = 10 logF (5.32)
F = FLNA +
IRNMix
4·KT ·BWRs − 1
G2LNA
(5.33)
Pd = P
LNA
d + P
Mixer
d (5.34)
Area = AreaLNA +AreaMixer (5.35)
Where IRNMixer is the double sideband input referred noise of the Mixer circuit, defined in [6] as
Onoise =
∫ 1.92MHz
10KHz
No(f)df
1.92 · 106 (5.36)
IRNMixer =
Onoise
CG2mixer2
(5.37)
As direct imposition of equations 2.38-2.39 and composition rule 5.23 as hard constraints would
lead to an excessive number of failures and to unacceptably slow algorithm convergence rates(see
5.25, these conditions are included in the cost function itself by making use of the penalty funtion
method [48]. As a result, cost function takes the form
C = a1Pd + a2Area+G(NF −NFmin) +H(G−Gnom) +U(CMixermixer − (CLNAmixer +CLNAlin )) (5.38)
Where Gmin is the gain of LNA+Mixer chain reported in [2],NFmin is the minimum noise figure
calculated by inverting equations 2.38,2.39 for the above calculated values of and IIP2,IIP3; while
G ,U and H are nonlinear cost functions, which control the tolerance on receiver compliance to
UMTS tests, block composability and baseband compatibility constraints. These tolerances should
be chosen by taking in consideration model inaccuracies and optimization convergence time. In
this work,
U = k8(
CMixermixer − (CLNAmixer + CLNAlin )
CLNAmixer + C
LNA
lin
)2u(−CMixermixer + (CLNAmixer + CLNAlin ) (5.39)
H = 10a1 tanh (a(NF −NFmin))bu(NF −NFmin) (5.40)
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Figure 5.24: Shape of H(x) and of G(x) used in the optimization process
,where u(x) is the Heaviside function or unity step and a ≥ 0, b ≥ 0, was chosen. Function H(x)
is reported in figure 5.24 for different values of a and b. It does not give significant penalty for
NF − NFmin ≤ xL = 12a log (1+(.01)
1
b )
(1−(.01) 1b )
dB, while gives a penalty nine times larger than cost of
power if NF −NFmin ≥ xH = 12a log (1+(.9)
1
b )
(1−(.9) 1b )
dB. Since(recall chapter 1), we targeted to estimate
Singnal to Noise Plus Distortion of the receiver(SINAD) with an accuracy of ±50% or ±1.8dB,
a reasonable choice of parameters is a = 1.6, b = 15 which results in xL = .6, xH = 1.8. G(x),
on the other hand, must constrain gain to remain as close as possible to the nominal value Gnom.
This is in contrast with optimization convergence speed, and a tradeof must be sought. We chose
H(x) =| (tanh (G−Gnom
a′
)
b
′
| (5.41)
with a
′
= 3, b
′
= 4. Plots of H(x) are reported in figure 5.24 for different value of a
′
ad b
′
.
3. If Cn < C
∗, optimal point is updated C∗ = Cn, x∗ = xn. If on the other hand Cn ≥ C∗, a random
variable X is sampled from a single-sided exponential deistribution of mean k ·Tn. Call this sample
x. If x ≥ Cn − C∗, then optimal point is updated, x∗ = xn, C∗ = Cn.
4. According to a suitable algorithm, lattice temperature Tn+1 is calculated
The process arrests after Nstop steps, or when more generally T = Tstop is reached. Results from an
optimization run are reported in tables 5.3-5.5. For each configuration, both the estimated optimal point
(i. e. the optimal point calculated on the performance space interpolated by the statistical classifier as
described in [56]) and its three nearest simulated neighbours are reported(distance is measured in RN ).
It is interesting to compare results obtained through the platform based design flow with results reported
in [2] and summarized in 5.9. First, a reduction in power dissipation of about 3.5mW (15%) is predicted
with respect to [2] while at the same time higher gain(35dB) and IIP2 are obtained. This increased
IIP2 results in increased noise immunity, so that a sensibly higher noise figure (7.1dB) is allowed to the
receiver chain. IIP3 is instead slightly worse (1dBm lower). According to [62] the resulting increase in
gain could actually positively impact the design of baseband sections, reducing their power consumption.
This is therefore a welcome modification. On the other hand, the extremely high mixer IIP2 (94dBm), is
difficultly achievable in practice, although it was simulated using 3σ worst case random offset generators
in the mixer as reported in [61] and in [1]. Authors of [2] found an 8dBm difference between simulated and
measured values of IIP2. Mismatch between load resistors is blamed for this performance degradation.
As this contribution to IIP2 was also neglected in this work, and considering the possible inaccuracie fo
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Figure 5.25: Exploring the size of the design space:results of equations 2.38 and 2.39, when calcultated
on modeled receiver instances; feasible configurations have red triangles between both the gree and the
blue patterns.
k2 extraction, mixer optimal solution cannot be completely trusted. This feeling is further confirmed by
large differences in IIP2 values between this point and its nearest neighbours. At the same time LNA
instance selected is probably penalized in term of noise optimal gate width by the ACG. In previous
characterizations, noise figures as low as 3dB were obtained for the same power dissipation. If a more
reasonable(though still extremely high) value of 70dBm is assumed for the mixer IIP2(corresponding
to NN3), in conjunction with the same Low Noise Amplifier used above we obtain receiver configuration
NN2, which shows performances similar to that reported in [2], expect for having a noise figure .5dB
higher than the minimum allowed by equation 2.40. It is interesting to notice that, either due to the
bad noise performances of the Low Noise Amplifiers characterized using the first version of the advanced
Analog Constraint graph, or to the extremely narrow nature of the acceptable design space defined by
equations 2.40, 2.39, the choice of extremely high linearity mixers seems unavoidable. Also, for the
values of k2 and GT reported in optimal configuration, optimal value of gain predicted by equation 2.43
for the Low Noise amplifier was 20dB. As expected, optimal configurations confirm the intuition that
LNA gain values higher than the one predicted by 2.43 yeld better system level performance. Detailed
circuit-level sizing for this configuration is reported in table 5.10. At present, results of the optimizer
runs are still being interpreted and discussed.
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F ront End
Noise Figure 5.4dB
IIP2 48dBm
IIP3 −2dBm
Pd 17mW@1.8V
LNA
Gain 18dB
NF 2.6dB
M ixer
IRN 4.15nV/
√
Hz
CG 13.5dB
IIP2 66dBm
IIP3 0dBm
Table 5.9: Performances extracted from [2] for the LNA+Mixer front end
I -Space parameter NN1 NN2 NN3 LNA in [2]
Lg 7.6nH 6.75nH 5.75nH 5.1nH
Ls 500pH 500pH 500pH 1.8nH
Ln .18µ .19µ .18µ .18µ
Wn 570µ 690µ 780µ 248µ
Id(perbranch) 1.5mA 2.5mA 2mA 2mA
Lload 3.11nH 2.83nH 3.26nH 2.8nH
Cmix 435fF 412fF 514fF N/A
CLoad 1.06pF 1.15pF .943pF N/A
Table 5.10: Summary of LNA input space parameters for the optimized designs and the design in [2]
Chapter 6
Conclusions
System-level optimization of a UMTS front end was developed in this work using and expanding the
concept of Analog Platforms([39]). Challenges posed by the application of the platform paradigm re-
gard the design of Analog Constraint Graphs used to generate acceptable circuit configurations , and
the development of accurate system-level behavioral models. These challenges require device, circuit
and system-level knoledge to interact. To meet the first of these challenges, the study and development
of physics-based accurate device models, the in depth analysis of noise and distortion behavior of CMOS
Low-Noise Amplifiers, and the careful analysis of the effect of LNA and Mixer block performances on
figures of merit of the whole receiver were undertaken. Based on this study, different algorithms to au-
tomatically generate CMOS low-noise amplifiers were implemented and their accuracy and effectiveness
in describing the design space of the modeled blocks studied and discussed. The proposed solutions
have been tested with success on different operating bandwidths without modifications, and possibilities
exixst to export them unchanged to different techonolgies.
Behavioral modeling of a UMTS receiver was at the same time faced. Different representations of
nonlinear systems and different models of computation have been investigated with regard to their com-
posability, accuracy and complexity properties and succesively implemented. Then, sensitivity analysis
was applied to equations assessing compliance of a direct conversion receiver to UMTS standard to de-
rive accuracy requirements for building blocks’ models from imposed accuracy on receiver SINAD. This
effort allowed quantitatively exploring accuracy tradeoffs amongst blocks linear and nonlinear responses;
to the author’s knowledge, no previous behavioral modeling effort in the field of electronic system level
design reports such an approach.
Particular effort was required by understanding problems arising from communication between LNA
and Mixer. This communication influences both the linear and nonlinear response of the Low-Noise
Amplifier, as well as of the overall receiver. Using small signal and Volterra analysis, equations describ-
ing mixer input impedance and capacitive nonlinearity at the LNA-Mixer interface were derived. For
this particular topic, dependence on circuit parameters was individuated and studied, finally proposing
a block composition rule for joining ”compatible blocks” and an LNA-Mixer cascade behavioral model
that should guarantee more accurate calculations of receiver linear and nonlinear response for all possi-
ble pairs of blocks labeled ”compatible” than the ones previously proposed in literature.
Finally, numerical optimization of the receiver chain was performed, using a simulated annealing algo-
rithm. Results of the optimization present an improvement of about 30% in power dissipation of the
front end with respect to the solution proposed in [2], while still respecting the UMTS standard re-
quirements. The presented work is the result of different iterations spent either in behavioral modeling,
optimizer runs and in ACG design. First optimization runs were performed in december; since then
much effort has been spent in understanding what effects were responsible for the model inaccuracies,
and afterwards in modeling distortion due to the interface. Many simulations campaigns, along with a
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PSS+PAC semi analytical interface model, were performed without success, and therefore have not been
reported. Bugs in various parts of the developed tools were individuated and corrected. At the same
time, also because of my personal interest in device modeling, the reasons of the success of the first de-
veloped ”Naive” ACGs was investigated, to arrive at a formulation of LNA design equations accounting
for all the interesting subthreshold-conduction related effects which had been only qualitatively under-
stood in the early phase of the work, arriving at a more complete understanding of Low-Noise Amplifier
design. Despite the efforts, some results are not yet stable, as numerous open issues remain, especially
for what concerns blocks communication and behavioral model accuracy; on the other hand the devel-
oped methodology, although not yet mature for becoming an automated design tool, can certainly be
satisfactorily used for performing the early stages of analog system-level design, obtaining a first circuit
sizing to be later hand-refined. And even though this work, requiring to get confidence in the use of
tools such as MATLABR, SIMULINK, M athematica, CADENCE and Ocean, produced its results
with a much slower pace than a traditional approach would have done, a basis has been posed here , in
[1], and in [40], that will allow future applications and developments of the methodology to be ready in
a much shorter time, making its use in real design practice at a least reasonable choice.
Appendix A
Short-Channel MOS Model
equations
The model we developed in section 3.3 neglects high field effects such as mobility degradation due
vertical and horizontal field. As such, it is certainly well suited for the design of Low-Noise Amplifiers
in the low GHz region, where we have seen operating points shift towards moderate or weak inversion
regions. Higher operating frequencies (e.g. the WLAN case, but even more the emerging 20 and 60GHz
bandwidths), or different circuits may require these effects to be included in the model. Moreover, initial
errors in the derivation of Drain Induced Gate Noise power spectral density led to the misbelief that
non-convergence of the integral expressing Sig were due to the zero drain charge predicted by the long
channel model. Then, an effort was made in deriving a self-consistent bulk charge linearized model
using the methodology described in 3.3. The derivation is rigorous only for the lateral-field due mobility
degradation, which was treated introducing for mobility the usual expression:
µn =
µeff
1 + EEsat
Therefore, equation for current density changes into:
Id(1−
∂Ψs
∂x
Esat
) = µn(Qn(x)
∂Ψs
∂x
− Vth ∂Qn
∂x
) (A.1)
Where Ψs, Qn(x)andVth respectively represent surface potential mobile channel charge and thermal
equivalent of voltage.Multipliyng both sides times dx and integrating one obtains:
IF =
(fS − 1)2 − (fD − 1)2)
1 + fS−fDQ sat
(A.2)
Qsat =
Esat ∗ L
nVth
(A.3)
I0 = µnCox
W
2L
nV 2th (A.4)
Unlike the case of long channel devices, the existence of finite maximum velocity for electrons in the
channel makes so that fD 6= 0.In particular, fD = IDVsatW∗n∗Cox∗Vth ([66]) is a the minimum value
for fD allowing drain to be velocity saturated and has been chosen as boundary condition in this
work. Boundary condition sensibly complicates calculations. It is important to notice that defining
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I2 = VsatW ∗ nCoxVth, I2/(I0WL ) = 2VsatLµnVth =
4EsatL
Vth
= 4nQsat. Equation A.2 may be solved for fS or
IC yelding respctively
fS =
−2ICn+ 4nQsat +
√
IC2(1− 2n)2 + 8ICn(1 + 2n(−1 +Qsat))Qsat + 16n2Qsat2
4nQsat
(A.5)
and
IC =
4nQsat(1− 2nfS + 2nQsat +
√
(1− 2n)2f2S + (1 + 2nQsat)2 + fS(−2 + 4n− 8n2Qsat))
−1 + 4n (A.6)
Integrating A.1 between 0 and the generic abscissa x allows to obtain the inversion layer charge at any
point along the channel. The result is:
Qinv(x) =
−(ICL) + 2LQsat +
√
(−(ICL) + 2LQsat)2 + 4LQsat(ICLfS − ICxQsat − 2LfSQsat + Lf2SQsat)
2LQsat
(A.7)
Now we can go the small signal parameters estimation, that still require knowledge of ∂ΨS∂VS . Once again,
we go back to IMREFs to develop calculations about gm. The IMREF-based current density equation
becomes now:
ID(1 +
ΨD −ΨS
EsatL
) = −µnW
L
∫ VD
VS
Qinv(V )dV (A.8)
Taking derivatives with respect to VS one finds
∂ID
∂VS
− ID
EsatL
∂ΨS
∂VS
= µn
W
L
fS (A.9)
Exact evaluation of the previous expression requires solving for ∂Ψs∂(Vs) .This can be done by combining
equation A.9 with the derivative of equation A.6 with respect to fS .
Gms =
I0
Vth
W
L
(
4nQsat(−2n+ 1−fS+n(−2+4fS)−4n
2(fS−Qsat)√
(1−2n)2f2
S
+(1+2nQsat)2+fS(−2+4n−8n2Qsat)
)
−1 + 4n )
∂ΨS
∂VS
Substituting this expression into equation A.9 allows accurate estimation of ∂ΨS∂VS . However, resulting
expressions are very complex and will not be reported.Small signal gate-source capcitance has been
evaluated by using the formula
Cgs =
∂Qinv
∂IC
∂IC
∂VS
=
∂Qinv
∂IC
Gm
I0
W
L
(A.10)
We obtain Qinv integrating equation A.7 between 0 and L after substituting A.5:
Qinv =
−(L(48IC2Q2sat − 96ICQ3sat − ((IC(−1+2n)−4nQsat)
2)
3
2
n3 +
(16ICn2Q2sat+(IC(−1+2n)−4nQsat)2)
3
2
n3 ))
96ICQ3sat
(A.11)
Differentiating this equation with respect to IC:
−(L(2 + (IC2(1− 2n)2 + 2IC(1− 2n)nQsat − 8n2Q2sat) · F (A.12)
F =
(−
√
(IC(−1 + 2n)− 4nQsat)2 +
√
16ICn2Q2sat + (IC(−1 + 2n)− 4nQsat)2)))
48IC2n3Q3sat
(A.13)
Appendix B
Input Matching equations used in
”Naive” NPMOS amplifier
For the coefficients a1, a2, b1, b2, c1, c2 in 5.10, expressions reported below have been used(PMOS-branch
is supposed sized):
Ci =
CigsCblk
Cblk + Cigs
i = n, p (B.1)
Rp = ωTpLsP (B.2)
Xp = (
−1
ω0Cp
+ ω0LsP ) (B.3)
Zp = Rp + jXpa1 = RsQs(ω
2
Tn + ω
2
0)(1 + 1/Q
2
g) (B.4)
a2 = (ω
2
Tn + ω
2
0)(Rp −QgXp)(1 + 1/Q2g) (B.5)
b1 = 2RsQ(Rp(ωTn + ω0/Qg)−
1
Cn
(1− ωTn
ω0Qg
) +Xp(ω0 − ωTn/Qg)) (B.6)
b2 =
−2
Cn
(1− ωTn
ω0Qg
)(QpRp −Xp) + (| Zp |)2ωTn
Q2 + 1
Q
(B.7)
c1 = (| Zp |2 +( 1
ω0Cn
)2 − 2Xp
ω0Cn
)RsQg (B.8)
c2 =
(| Zp |)2
ω0Cn
+ (QgRp −Xp)( 1
ω0Cn
)2 (B.9)
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Appendix C
Effect of Pad Capacitance on input
matching equations
As stated above, the effect of ESD protection diodes on input matching equations was not considered
in simulations performed during this system-level study. For the sake of completeness, we report below
some considerations regarding this effect. Supposing that the impedance seen looking right from the
chip input is represented as a series RC branch as in figure C.1, impedance seen looking to into the chip
becomes
Rin =
R
2x+ x2 + (1 + C2
2R2ω2)
(C.1)
Xin =
1 + x+ xC21R
2ω2
ωC1(2x+ x2 + (1 + C2
2R2ω2))
(C.2)
Where x = C2/C1. C1 is the residual equivalent input capacitance after on-chip portion of degeneration
inductance has been added, so that if LOnChipg /L
Tot
g = F , C1 = Cg(1−F ). For F=1, x→ 0, and classical
formulas for a parallel to series conversion of an RC branch are found([57]). Magnitude of x factor is
reported in figure C.2 assuming device gate widths ranging from 50µ to 1.2mm are used and input
matching to a 25 Ω termination. Notice that in this case, assuming R ≈ 25 and C2 ≈ 1pF ,contribution
from the ω20C
2
2R
2 is lower than .1 and may be neglected. Input Normalized input resistance and
capacitance plots calculated under the same assumption are also shown in figure C.2. It can be readily
seen how for narrow transistors(i.e. low C1) a devastating effect is obtained. However, the situation
gets rapidly better at higher gate widths. Also notice that this effect becomes a concern only for what
regards the real part, as imaginary part may still be adjusted using bond wire and off-chip inductors
once the input impedance is measured. A designer may then cope with this effect designing input stage
to be matched to a (x+ 1)2 times larger input resistance, using a suitable estimate of x.
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Figure C.1: Equivalent circuit for calculating Pad influence
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Figure C.2: C1/C2 ratio versus gate width(left) and degrading factors of chip input impedance(right)
Appendix D
Third order distortion arising from
second order nonlinear terms
Second order nonlinear terms may interact with linear responses to produce third order intermodulation
products. This effect is due to the local feedback introduced by inductive degeneration and is described
in detail in [12]. To account for this effect(which we expect to be negligible, containing terms of the
kind gm22), vgs/Ind = S1 and vgs/ing = S2 transfer functions are needed. These trasnfer functions have
been previously derived and their expressions are S1 =
αnd
1+gmαnd
S2 =
αng
1+gmαnd
. For ω ≈ 0 and ω ≈ 26Grad/s, gmαnd ¿ 1holds, so that S1 ≈ αnd = RLs,S2 ≈ αng =
rnqs+Rs+RLs+RLg. Third order intermodulation distortion generated by second order nonlinearities
may then be expressed as
IuIM3 =
1
4
α21(ω1)α1(ω2)F(D.1)
F = (ωTeff (K
Cgs
1 )
2(ω1 − ω2)(rnqs +Rs +RLg +RLs)(1− jQL/D) + gm2RLs(gm2 + 2j(2ω1 − ω2)KCgs1 ))H
H =
1
1 +
ωTeffLs
DRs
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